{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T17:02:18Z","timestamp":1775494938922,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61604111"],"award-info":[{"award-number":["61604111"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874066"],"award-info":[{"award-number":["61874066"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61720106013"],"award-info":[{"award-number":["61720106013"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002663","name":"Northwestern Polytechnical University","doi-asserted-by":"publisher","award":["JBX171104"],"award-info":[{"award-number":["JBX171104"]}],"id":[{"id":"10.13039\/501100002663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC JUMP Center on Research on Intelligent Storage and Processing-In-Memory"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tvlsi.2019.2932268","type":"journal-article","created":{"date-parts":[[2019,9,13]],"date-time":"2019-09-13T20:34:46Z","timestamp":1568406886000},"page":"2855-2860","source":"Crossref","is-referenced-by-count":48,"title":["Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1240-2878","authenticated-orcid":false,"given":"Yuhua","family":"Liang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7764-1928","authenticated-orcid":false,"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6044-5173","authenticated-orcid":false,"given":"Suman","family":"Datta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2810071"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2804383"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2827880"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2018.2856103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2815654"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774280"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref18","year":"2016","journal-title":"Predictive Technology Model Arizona State University"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875661"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2791420"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2702741"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.116"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2734279"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2717929"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415231"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.2916"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451812"},{"key":"ref24","first-page":"89","article-title":"A highly linear 4 GS\/s uncalibrated voltage-to-time converter with wide input range","author":"osheroff","year":"2016","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2559508"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252407"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8910476\/08836084.pdf?arnumber=8836084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:16Z","timestamp":1657746376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8836084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":25,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2932268","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}