{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:04:23Z","timestamp":1767182663134,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/tvlsi.2019.2934465","type":"journal-article","created":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T19:57:27Z","timestamp":1568231847000},"page":"2523-2535","source":"Crossref","is-referenced-by-count":7,"title":["Reversible Circuits: IC\/IP Piracy Attacks and Countermeasures"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8107-3644","authenticated-orcid":false,"given":"Samah Mohamed","family":"Saeed","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2258-4118","authenticated-orcid":false,"given":"Alwin","family":"Zulehner","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-7860","authenticated-orcid":false,"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7989-5617","authenticated-orcid":false,"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2015.26"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38986-3_17"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927033"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2244643"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459034"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"ref10","article-title":"The future of computing depends on making it reversible","author":"frank","year":"0","journal-title":"IEEE Spectr"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2010.48"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1364\/OL.12.000542"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537869"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref18","article-title":"Reversible fluxon logic: Topological particles allow gates beyond the standard adiabatic limit","author":"wustmann","year":"2017","journal-title":"arXiv 1711 04339"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1039\/C7ME00021A"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911334"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176648"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-10003-2_104"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927101"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.54"},{"key":"ref5","first-page":"1140","article-title":"Synthesis of Approximate Coders for On-Chip Interconnects Using Reversible Logic","author":"robert wille","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287673"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795293172"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1994.363692"},{"journal-title":"Quantum Computation and Quantum Information","year":"2000","author":"nielsen","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-59936-6"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref22","article-title":"Special issue: Design of reversible computing systems","author":"frank","year":"0","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40578-0"},{"key":"ref42","doi-asserted-by":"crossref","DOI":"10.1038\/srep06354","article-title":"Reversible logic gate using adiabatic superconducting devices","volume":"4","author":"takeuchi","year":"2014","journal-title":"Sci Rep"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.93"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509587"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2823315"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.77"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240817"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-59936-6_2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3289392"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8880704\/08831404.pdf?arnumber=8831404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,20]],"date-time":"2023-09-20T04:28:45Z","timestamp":1695184125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8831404\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":45,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2934465","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}