{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:27:30Z","timestamp":1763724450792,"version":"3.44.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","award":["BK20181141"],"award-info":[{"award-number":["BK20181141"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974024","6506000195"],"award-info":[{"award-number":["61974024","6506000195"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2935227","type":"journal-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T16:03:50Z","timestamp":1567699430000},"page":"252-262","source":"Crossref","is-referenced-by-count":16,"title":["TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages"],"prefix":"10.1109","volume":"28","author":[{"given":"Shan","family":"Shen","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianxiang","family":"Shao","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojing","family":"Shang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yichen","family":"Guo","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8866-7189","authenticated-orcid":false,"given":"Ming","family":"Ling","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-0321","authenticated-orcid":false,"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longxing","family":"Shi","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465399"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418031"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837862"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.61"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"journal-title":"Virtuoso Layout Suite L","year":"2017","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000118"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2539038"},{"key":"ref3","first-page":"130","article-title":"A 210 mV 7.3 MHz 8T SRAM with dual data-aware write-assists and negative read wordline for high cell-stability, speed and area-efficiency","author":"chen","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2614993"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2631918"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647605"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346504"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479585"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1145\/1816038.1815980","article-title":"Use ECP, not ECC, for hard failures in resistive memories","volume":"38","author":"schechter","year":"2010","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref22","first-page":"61","article-title":"An out-of-order RISC-V processor with resilient low-voltage operation in 28 nm CMOS","author":"chiu","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2513771"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08825508.pdf?arnumber=8825508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:10:13Z","timestamp":1755911413000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8825508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2935227","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}