{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T01:14:54Z","timestamp":1773018894429,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Special Manpower Development Programme for Chip-to-System Design (SMDP-C2SD) III"},{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2935399","type":"journal-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T20:03:50Z","timestamp":1567713830000},"page":"188-197","source":"Crossref","is-referenced-by-count":17,"title":["A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7920-4601","authenticated-orcid":false,"given":"Ranendra Kumar","family":"Sarma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6106-1534","authenticated-orcid":false,"given":"Mohd. Tasleem","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1617-2299","authenticated-orcid":false,"given":"Rafi Ahamed","family":"Shaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0134-6332","authenticated-orcid":false,"given":"Jinti","family":"Hazarika","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.156"},{"key":"ref11","first-page":"1192","article-title":"A new redundant binary booth encoding for fast \n$2^{n}$\n-bit multiplier design","volume":"56","author":"he","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441711"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2561518"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019334"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026683"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251968"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2867291"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043467"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937516"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112086"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/29.31293"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000047275.54691.be"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/82.933794","article-title":"An efficient systolic architecture for the DLMS adaptive filter and its applications","volume":"48","author":"van","year":"2001","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239321"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284173"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1993.465773"},{"key":"ref1","author":"haykin","year":"1996","journal-title":"Adaptive Filter Theory"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.509863"},{"key":"ref20","volume":"2","year":"2009","journal-title":"Physical Channels and Modulation"},{"key":"ref22","author":"weste","year":"2015","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/79.774933"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08825547.pdf?arnumber=8825547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:04Z","timestamp":1651070404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8825547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2935399","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}