{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:29:44Z","timestamp":1761989384117,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2935832","type":"journal-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T20:03:50Z","timestamp":1567713830000},"page":"273-286","source":"Crossref","is-referenced-by-count":11,"title":["DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy"],"prefix":"10.1109","volume":"28","author":[{"given":"Roohollah","family":"Yarmand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009198"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1145\/2770287.2770309","article-title":"A tunable cache for approximate computing","author":"sj\u00e1lander","year":"2014","journal-title":"Proc IEEE\/ACM Int Symp Nanosc Archit"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2644808"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744799"},{"key":"ref30","first-page":"1","article-title":"Sparkk: Quality-scalable approximate storage in DRAM","author":"lucas","year":"2014","journal-title":"Proc Memory Forum"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182027"},{"journal-title":"Scale Dram Sybsystem Power Analysis","year":"2005","author":"bhalodia","key":"ref36"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","article-title":"Circuit and microarchitectural techniques for reducing cache leakage power","volume":"12","author":"kim","year":"2004","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"journal-title":"Fundamentals of Parallel Computer Architecture Multichip and Multicore Systems","year":"2009","author":"solihin","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927254"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0521"},{"key":"ref14","first-page":"96","article-title":"POWER8: A 12-core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"21","article-title":"An analysis of power consumption in a smartphone","author":"carroll","year":"2010","journal-title":"Proc Usenix Ann Technical Conf (Usenix '99)"},{"key":"ref16","first-page":"1626","article-title":"A 5 mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications","author":"lin","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5772\/6876"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2393860"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2786805.2786807"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2568225.2568288"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540710"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2640296"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref8","first-page":"364","article-title":"ASLAN: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927016"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2408332"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.1950391"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2503733"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref43","first-page":"22","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2007","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031468"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08825552.pdf?arnumber=8825552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T22:26:35Z","timestamp":1695162395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8825552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":44,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2935832","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}