{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:51:16Z","timestamp":1778082676921,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2936873","type":"journal-article","created":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T19:57:27Z","timestamp":1568231847000},"page":"297-301","source":"Crossref","is-referenced-by-count":71,"title":["A Semiparallel Full-Adder in IMPLY Logic"],"prefix":"10.1109","volume":"28","author":[{"given":"Shokat","family":"Ganjeheizadeh Rohani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1295-0332","authenticated-orcid":false,"given":"Nima","family":"Taherinejad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Radakovits","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053018"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2299558"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388838"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2014.6981759"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1038\/nmat2748","article-title":"Complementary resistive switches for passive nanocrossbar memories","volume":"9","author":"linn","year":"2010","journal-title":"Nature Mater"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref16","article-title":"Memristor-based nanoelectronic computing circuits and architectures","author":"vourkas","year":"2015","journal-title":"Emergence Complexity and Computation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2019.2945209"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EMS.2015.73"},{"key":"ref27","year":"2018","journal-title":"Spice Implementation of VTEAM Model"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277715"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.80.021926"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2039694"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE.2016.7751193"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2166369"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/9\/093001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCT.2015.58"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050047"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757715"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2017.7946813"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08832255.pdf?arnumber=8832255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:04Z","timestamp":1651070404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8832255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":33,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2936873","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}