{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T01:22:36Z","timestamp":1783732956479,"version":"3.55.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2939726","type":"journal-article","created":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T20:01:06Z","timestamp":1570564866000},"page":"35-47","source":"Crossref","is-referenced-by-count":135,"title":["OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2605-8174","authenticated-orcid":false,"given":"Yunxuan","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tiandong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5266-3805","authenticated-orcid":false,"given":"Lei","family":"He","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks","author":"zhang","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref12","first-page":"265","article-title":"Tensorflow: A system for large-scale machine learning","author":"abadi","year":"2016","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref13","article-title":"YOLO9000: Better, faster, stronger","author":"redmon","year":"2016","journal-title":"arXiv 1612 08242"},{"key":"ref14","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00077"},{"key":"ref18","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref19","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref5","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field-Program Gate Arrays"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref2","author":"ovtcharov","year":"2015","journal-title":"Accelerating deep convolutional neural networks using specialized hardware"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056824"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref20","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"ioffe","year":"2015","journal-title":"arXiv 1502 03167"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240801"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref25","first-page":"1","article-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA","author":"ma","year":"2016","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08863128.pdf?arnumber=8863128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:04Z","timestamp":1651070404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8863128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2939726","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}