{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:17Z","timestamp":1740133277906,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tvlsi.2019.2940438","type":"journal-article","created":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T03:01:46Z","timestamp":1569639706000},"page":"2944-2948","source":"Crossref","is-referenced-by-count":2,"title":["A Fully Digital Semirotational Frequency Detection Algorithm for Bang\u2013Bang CDRs"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0446-8658","authenticated-orcid":false,"given":"Soon-Won","family":"Kwon","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5513-5285","authenticated-orcid":false,"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"278c","article-title":"A 5 Gb\/s 2.6 mW\/Gb\/s reference-less half-rate PRPLL-based digital CDR","author":"shu","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520584"},{"key":"ref13","first-page":"2310","article-title":"A \n$4\\times10$\n-Gb\/s referenceless-and-masterless phase rotator-based parallel transceiver in 90-nm CMOS","volume":"24","author":"lee","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/JSSC.2015.2497963","article-title":"A 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition","volume":"51","author":"shu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","first-page":"442","article-title":"A 4-channel 3.1\/10.3 Gb\/s transceiver macro with a pattern-tolerant adaptive equalizer","author":"hidaka","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"article-title":"SerDes data sampling gear shifter","year":"2019","author":"sindalovsky","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870290"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2584106"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993599"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806284"},{"key":"ref2","first-page":"366","article-title":"A 20 Gb\/s full-rate linear CDR circuit with automatic frequency acquisition","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512713"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8910476\/08851297.pdf?arnumber=8851297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:17Z","timestamp":1657746377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8851297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2940438","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}