{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:38:42Z","timestamp":1767839922074,"version":"3.49.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ANR\/DFG as part of the MASTA Project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2940449","type":"journal-article","created":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T19:39:29Z","timestamp":1570131569000},"page":"263-272","source":"Crossref","is-referenced-by-count":15,"title":["Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0339-6365","authenticated-orcid":false,"given":"Samir","family":"Ben Dodo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0516-7112","authenticated-orcid":false,"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0010-2"},{"key":"ref32","article-title":"Hardware enabled crypto and randomness","author":"singel\u00e9e","year":"2017"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/0041-5553(76)90154-3"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref10","author":"mangard","year":"2008","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_18"},{"key":"ref12","article-title":"Side-channel protections for cryptographic instruction set extensions","author":"saab","year":"2016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951835"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2017.33"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2570602"},{"key":"ref17","article-title":"Reliable low-power high performance spintronic memories","author":"bishnoi","year":"2017"},{"key":"ref18","author":"biham","year":"2012","journal-title":"Differential Cryptanalysis of the Data Encryption Standard"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref28","author":"daemen","year":"2013","journal-title":"The Design of Rijndael AES—The Advanced Encryption Standard"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2016.7684086"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.14"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14452-3"},{"key":"ref7","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Int'l Cryptol Conf on Adv in Cryptol (CRYPTO)"},{"key":"ref2","author":"arden","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_11"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747942"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469359"},{"key":"ref22","first-page":"44","article-title":"A 3.14 \n$\\mu{\\mathrm{ m}}^{2}~4\\text{T}$\n-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref21","first-page":"298","article-title":"Fully parallel 6T-2MTJ nonvolatile TCAM with single-transistor-based self match-line discharge control","author":"matsunaga","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168940"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180582"},{"key":"ref26","first-page":"122","article-title":"Design solutions for securing SRAM cell against power analysis","author":"ro\u017ei?","year":"2012","journal-title":"Proc IEEE Int Symp Hardw -Oriented Secur Trust"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08856263.pdf?arnumber=8856263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:04Z","timestamp":1651070404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8856263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2940449","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}