{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T18:25:13Z","timestamp":1744223113498,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-16-C-0038"],"award-info":[{"award-number":["HR0011-16-C-0038"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/tvlsi.2019.2942825","type":"journal-article","created":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T20:16:29Z","timestamp":1572639389000},"page":"585-595","source":"Crossref","is-referenced-by-count":3,"title":["Logic IP for Low-Cost IC Design in Advanced CMOS Nodes"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3601-5530","authenticated-orcid":false,"given":"Mehmet Meric","family":"Isgenc","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2848-2190","authenticated-orcid":false,"given":"Mayler G. A.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9519-1679","authenticated-orcid":false,"given":"V. Mohammed","family":"Zackriya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5294-0606","authenticated-orcid":false,"given":"Samuel N.","family":"Pagliarini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8605-8240","authenticated-orcid":false,"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001342"},{"key":"ref11","first-page":"104","article-title":"Design of Embedded Memory and Logic Based On Pattern Constructs","author":"morris","year":"2011","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref14","first-page":"17","article-title":"Regularity in physical design","author":"palusinski","year":"2001","journal-title":"Proc GSRC Workshop"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/12.2257961"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918313"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2828387"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556202"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918299"},{"first-page":"1","article-title":"More Moore","year":"2015","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1117\/12.775420"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488776"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001408"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889772"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654225"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/3.2217861"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.814701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.879514"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2006.4804410"},{"journal-title":"Exploiting Challenges of sub-20 Nm CMOS for Affordable Technology Scaling","year":"2015","author":"vaidyanathan","key":"ref20"},{"key":"ref22","first-page":"9","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203890"},{"journal-title":"OpenRisc 1200","year":"2018","author":"lampret","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1117\/12.882508"},{"journal-title":"Design for Manufacturability and Statistical Design","year":"2008","author":"orshansky","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1515\/aot-2015-0023"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8964612\/08889695.pdf?arnumber=8889695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:25Z","timestamp":1651070425000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8889695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":29,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2942825","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}