{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:19Z","timestamp":1740133279062,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61471408"],"award-info":[{"award-number":["61471408"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"publisher","award":["2018YFB0505401"],"award-info":[{"award-number":["2018YFB0505401"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2017KFYXJJ183"],"award-info":[{"award-number":["2017KFYXJJ183"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Foundation of the Experimental Course Construction for Master of Professional Degree","award":["5001181021"],"award-info":[{"award-number":["5001181021"]}]},{"name":"Reform Program in Teaching Content and Curriculum System","award":["201701059002"],"award-info":[{"award-number":["201701059002"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/tvlsi.2019.2945083","type":"journal-article","created":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T22:14:01Z","timestamp":1571177641000},"page":"596-606","source":"Crossref","is-referenced-by-count":1,"title":["Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3623-3389","authenticated-orcid":false,"given":"Li","family":"Tan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7876-6343","authenticated-orcid":false,"given":"Zhongcai","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3412-3765","authenticated-orcid":false,"given":"Gang","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Desheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465789"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394378"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.19"},{"key":"ref13","first-page":"59","article-title":"Evaluating circuit reliability under probabilistic gate-level fault models","author":"patel","year":"2003","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751833"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003167"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.276"},{"key":"ref17","first-page":"520","article-title":"Supply voltage analysis of asymmetry-based MRF circuits via information theory","volume":"45","author":"hu","year":"2016","journal-title":"J Univ Electron Sci Technol China"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580054"},{"key":"ref28","first-page":"47","article-title":"Switching activity minimization in combinational logic design","author":"menon","year":"2004","journal-title":"Proc Int Conf Embedded Syst Appl"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.2307\/2004772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-0553-9"},{"key":"ref6","first-page":"78","article-title":"Probability analysis of combination systems and their reliability","volume":"6","author":"levin","year":"1964","journal-title":"Eng Cybern"},{"journal-title":"Electrical Engineering and Computer Science","year":"1999","author":"hansen","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920139"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2003","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9780470429983.ch10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2414352"},{"key":"ref1","first-page":"1203","article-title":"Increasing importance of electronic thermal noise in sub-0.1 \n$\\mu\\text{m}$\n Si-MOSFETs","volume":"e83 c","author":"sano","year":"2000","journal-title":"IEICE Trans Electron"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.100"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref24","first-page":"535","article-title":"A probabilistic CMOS switch and its realization by exploiting noise","author":"korkmaz","year":"2005","journal-title":"Proc IFIP Int Conf VLSI"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/529392"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404190"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8964612\/08870245.pdf?arnumber=8870245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:25Z","timestamp":1651070425000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8870245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":29,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2945083","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}