{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:44:56Z","timestamp":1751093096513,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2946348","type":"journal-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T20:01:33Z","timestamp":1571774493000},"page":"302-306","source":"Crossref","is-referenced-by-count":13,"title":["The Mesochronous Dual-Clock FIFO Buffer"],"prefix":"10.1109","volume":"28","author":[{"given":"Dimitrios","family":"Konstantinou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6151-9242","authenticated-orcid":false,"given":"Anastasios","family":"Psarras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6389-6068","authenticated-orcid":false,"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3688-7865","authenticated-orcid":false,"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457116"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.15"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996586"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95402"},{"key":"ref14","first-page":"1414","article-title":"Developing mesochronous synchronizers to enable 3D NoCs","author":"loi","year":"2008","journal-title":"Proc Design Autom Test Eur"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.48"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0120"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2705141"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-4301-8","author":"dimitrakopoulos","year":"2015","journal-title":"Microarchitecture of Network-on-Chip Routers A Designer's Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2017.19"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"journal-title":"Digital Systems Engineering","year":"2008","author":"dally","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.09.003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.20"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071473"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08879706.pdf?arnumber=8879706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T23:45:17Z","timestamp":1695339917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8879706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2946348","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}