{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:50:44Z","timestamp":1774965044111,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/tvlsi.2019.2950087","type":"journal-article","created":{"date-parts":[[2019,12,2]],"date-time":"2019-12-02T20:25:23Z","timestamp":1575318323000},"page":"530-543","source":"Crossref","is-referenced-by-count":114,"title":["Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9199-1708","authenticated-orcid":false,"given":"Matheus","family":"Cavalcante","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9923-5031","authenticated-orcid":false,"given":"Fabian","family":"Schuiki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8194-6521","authenticated-orcid":false,"given":"Florian","family":"Zaruba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3244-2693","authenticated-orcid":false,"given":"Michael","family":"Schaffner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844463"},{"key":"ref33","first-page":"1","article-title":"Hwacha: A data-parallel RISC-V extension and implementation","author":"schmidt","year":"2018","journal-title":"Proc Inaugural RISC-V Summit"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006736"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000080"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.13"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref36","article-title":"The rocket chip generator","author":"asanovi?","year":"2016"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351816"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref10","article-title":"End to end learning for self-driving cars","author":"bojarski","year":"2016","journal-title":"arXiv 1604 07316 [cs]"},{"key":"ref40","year":"2019","journal-title":"Arm Cortex-M Series Processors"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295820"},{"key":"ref13","year":"2017","journal-title":"NVIDIA Tesla V100 GPU Architecture v1 1"},{"key":"ref14","author":"mano","year":"2015","journal-title":"Logic and Computer Design Fundamentals"},{"key":"ref15","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref17","article-title":"The RISC-V instruction set manual: User-level ISA, CS division","author":"waterman","year":"2019"},{"key":"ref18","year":"2019","journal-title":"Working Draft of the Proposed RISC-V V Vector Extension"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"ref28","first-page":"1","article-title":"Fujitsu high performance CPU for the post-K computer","author":"yoshida","year":"2018","journal-title":"Proc Hot Chips II Symp High Performance Chips"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2669375"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2898364"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2934495.2934497"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"ref2","first-page":"2103","article-title":"A comparative study of the effectiveness of CPU consolidation versus dynamic voltage and frequency scaling in a virtualized multicore server","volume":"24","author":"hwang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref9","year":"2018","journal-title":"Green500 list for November 2018"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009071"},{"key":"ref22","year":"2019","journal-title":"NEON"},{"key":"ref21","author":"reinders","year":"2017","journal-title":"Intel AVX-512 Instructions Intel Software Developer Zone"},{"key":"ref42","article-title":"The Hwacha microarchitecture manual","author":"lee","year":"2015"},{"key":"ref24","article-title":"Vector microprocessors","author":"asanovi?","year":"1998"},{"key":"ref41","article-title":"Hwacha preliminary evaluation results","author":"lee","year":"2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261385"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534922"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8964612\/08918510.pdf?arnumber=8918510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:25Z","timestamp":1651070425000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8918510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":42,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2950087","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}