{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:12:05Z","timestamp":1760080325633,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001459","name":"Ministry of Education - Singapore","doi-asserted-by":"publisher","award":["MOE2016-T2-2-150"],"award-info":[{"award-number":["MOE2016-T2-2-150"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tvlsi.2019.2950959","type":"journal-article","created":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T21:12:34Z","timestamp":1573852354000},"page":"777-790","source":"Crossref","is-referenced-by-count":3,"title":["Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2724-940X","authenticated-orcid":false,"given":"Saurabh","family":"Jain","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4702-737X","authenticated-orcid":false,"given":"Longyang","family":"Lin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4127-8258","authenticated-orcid":false,"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Encounter User Guide Product Version 4 1 3","year":"2005","key":"ref39"},{"journal-title":"Design Compiler User Manual Version X-2005 09","year":"2005","key":"ref38"},{"article-title":"On algorithms for technology mapping","year":"2007","author":"chatterjee","key":"ref33"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9660-2"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-01997-0","author":"alioto","year":"2015","journal-title":"Flip-Flop Design in Nanometer CMOS From High Speed to Low Energy"},{"key":"ref37","article-title":"Efficient enumeration of unidirectional cuts for technology mapping of Boolean networks","author":"kulkarni","year":"2016","journal-title":"arXiv 1603 07371"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-009-9284-5"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref34","first-page":"143","article-title":"Factor cuts","author":"chatterjee","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref10","first-page":"178","article-title":"A 280mV-to-1.1V 256b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22nm CMOS","author":"hsu","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165660"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342932"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref16","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2736540"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-01997-0","author":"alioto","year":"2015","journal-title":"Flip-Flop Design in Nanometer CMOS From High Speed to Low Energy"},{"key":"ref4","first-page":"66","article-title":"A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS","author":"jain","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2116814"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232880"},{"key":"ref2","first-page":"927","article-title":"Power-limited design","author":"nikoli?","year":"2007","journal-title":"Proc ICECS"},{"key":"ref9","first-page":"153","article-title":"28nm CMOS, energy efficient and variability tolerant, 350mV-to-1.0V, 10MHz\/700MHz, 252bits frame error-decoder","author":"abouzeid","year":"2012","journal-title":"Proc ESSCIRC"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2015","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768406"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106812"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871587"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085425"},{"journal-title":"RECMICRO Design Framework and Scripts to Design Reconfigurable Microarchitectures","year":"2019","author":"alioto","key":"ref41"},{"key":"ref23","first-page":"120","article-title":"Power management in multi-core processors using automatic dynamic pipeline stage unification","author":"vijayalakshmi","year":"2013","journal-title":"Int Symp Perf Eval Comput Telecommun Syst (SPECTS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279377"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013248"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9011687\/08902149.pdf?arnumber=8902149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,23]],"date-time":"2023-09-23T01:07:32Z","timestamp":1695431252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8902149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2950959","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}