{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T07:37:35Z","timestamp":1768635455735,"version":"3.49.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61804001"],"award-info":[{"award-number":["61804001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674002"],"award-info":[{"award-number":["61674002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tvlsi.2019.2953005","type":"journal-article","created":{"date-parts":[[2020,2,25]],"date-time":"2020-02-25T22:05:15Z","timestamp":1582668315000},"page":"607-619","source":"Crossref","is-referenced-by-count":22,"title":["Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read\/Write Margin and Reliable Restore Yield"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6026-6017","authenticated-orcid":false,"given":"Yong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6009-7711","authenticated-orcid":false,"given":"Xuan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junning","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231014"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2746683"},{"key":"ref31","first-page":"1452","article-title":"Low power and robust 7T dual-Vt SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160812"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696326"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2634701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2264476"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref12","first-page":"91","article-title":"Material engineering technique for SIOx-based embedded RRAM with CMOS compatible process","author":"pan","year":"2013","journal-title":"Proc 14th Annu Non-Volatile Memory Technol Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1039\/c1nr10557d"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2210856"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2293354"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010101"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2772861"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1967.tb01738.x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346730"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691028"},{"key":"ref24","first-page":"239","article-title":"8T1R: A novel low-power high-speed RRAM-based non-volatile SRAM design","author":"tosson","year":"2016","journal-title":"Proc Great Lakes Symp VLSI (GLSVLSI)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref26","first-page":"76c","article-title":"RRAM-based 7T1R nonvolatile SRAM with 2\n$\\times$\n reduction in store energy and 94\n$\\times$\n reduction in restore energy for frequent-off instant-on applications","author":"lee","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2329915"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9011687\/08926421.pdf?arnumber=8926421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:14Z","timestamp":1651070414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8926421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2953005","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}