{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:45:31Z","timestamp":1756464331047,"version":"3.41.2"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1564014","CCF 1514269"],"award-info":[{"award-number":["CNS-1564014","CCF 1514269"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["W911NF-17-1-0485"],"award-info":[{"award-number":["W911NF-17-1-0485"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tvlsi.2019.2954770","type":"journal-article","created":{"date-parts":[[2019,12,18]],"date-time":"2019-12-18T16:07:01Z","timestamp":1576685221000},"page":"686-699","source":"Crossref","is-referenced-by-count":12,"title":["Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5176-4807","authenticated-orcid":false,"given":"Shouvik","family":"Musavvir","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anwesha","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan Gary","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2604288"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2002.1039253"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.903059","article-title":"A delay model for router microarchitectures","volume":"21","author":"peh","year":"2001","journal-title":"IEEE Micro"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047121"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028214"},{"key":"ref37","first-page":"77","article-title":"Learning evaluation functions to improve optimization by local search","volume":"1","author":"boyan","year":"2000","journal-title":"J Mach Learn Res"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967080"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938045"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268483"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028241"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.43"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729401"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891300"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2491675"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429500"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479174"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934623"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768330"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3223046"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490828"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751441"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927205"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654245"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref9","first-page":"82","article-title":"High speed and highly cost effective 72M bit density S3 SRAM technology with doubly stacked Si layers, peripheral only CoSix layers and tungsten shunt W\/L scheme for standalone and embedded memory","author":"jung","year":"2007","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351577"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322233"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.49"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2879680"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2015.376","article-title":"Energy-efficient abundant-data computing: The N3XT \n$1,000\\times$","volume":"48","author":"aly","year":"2015","journal-title":"Computer"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3041026"},{"article-title":"Benchmarking modern multiprocessors","year":"2011","author":"bienia","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510625"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TNANO.2017.2731871","article-title":"Energy-efficient monolithic three-dimensional on-chip memory architectures","volume":"17","author":"jha","year":"2018","journal-title":"IEEE Trans Nanotechnol"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.12"},{"key":"ref25","first-page":"219","article-title":"World’s first monolithic 3D-FPGA with TFT SRAM over 90nm 9 layer Cu CMOS","author":"naito","year":"2010","journal-title":"Proc Symp VLSI Technol"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9011687\/8936528-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9011687\/08936528.pdf?arnumber=8936528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:33:01Z","timestamp":1753813981000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8936528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":46,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2954770","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}