{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T11:31:44Z","timestamp":1775647904254,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001736","name":"German-Israeli Foundation for Scientific Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001736","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tvlsi.2019.2955933","type":"journal-article","created":{"date-parts":[[2020,1,7]],"date-time":"2020-01-07T21:05:51Z","timestamp":1578431151000},"page":"646-659","source":"Crossref","is-referenced-by-count":13,"title":["Gain-Cell Embedded DRAMs: Modeling and Design Space"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0135-5095","authenticated-orcid":false,"given":"Andrea","family":"Bonetti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Golman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Giterman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8233-4711","authenticated-orcid":false,"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7270-5558","authenticated-orcid":false,"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2747087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363670"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6328960"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008490"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref6","first-page":"366","article-title":"0.5 V asymmetric three-Tr. cell (ATC) DRAM using 90nm generic CMOS logic process","author":"ichihashi","year":"2005","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"key":"ref5","author":"meinerzhagen","year":"2017","journal-title":"Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-On-Chip"},{"key":"ref8","first-page":"1","article-title":"A 5.42nW\/kB retention power logic-compatible embedded DRAM with 2T dual-Vt gain cell for low power sensing applications","author":"lee","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref1","first-page":"36","article-title":"IBM z14TM: 14nm microprocessor for the next-generation mainframe","author":"berry","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref20","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref22","first-page":"308","article-title":"An 800 MHz mixed-\n${\\text{V}}_{T}~4\\text{T}$\n gain-cell embedded DRAM in 28 nm CMOS bulk process for approximate computing applications","author":"giterman","year":"2017","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394459"},{"key":"ref23","article-title":"GC-eDRAM with body-bias compensated readout and error detection in 28nm FD-SOI","author":"giterman","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9011687\/08951129.pdf?arnumber=8951129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:14Z","timestamp":1651070414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8951129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2955933","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}