{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:52:41Z","timestamp":1771959161067,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2019.2956232","type":"journal-article","created":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T21:31:06Z","timestamp":1586381466000},"page":"1345-1356","source":"Crossref","is-referenced-by-count":13,"title":["A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6745-622X","authenticated-orcid":false,"given":"Lu","family":"Lu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9876-7725","authenticated-orcid":false,"given":"Taegeun","family":"Yoo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8500-3176","authenticated-orcid":false,"given":"Van Loi","family":"Le","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2681738"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362842"},{"key":"ref12","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 ?m² cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349977"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377518"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705116"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2454241"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747151"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2388837"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2360760"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530881"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547603"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907996"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.834912"},{"key":"ref22","first-page":"142","article-title":"A system level memory power optimization technique using multiple supply and threshold voltages","author":"fukushi","year":"1998","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007151"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2876785"},{"key":"ref26","first-page":"130","article-title":"A 210 mV 7.3 MHz 8T SRAM with dual data-aware write-assists and negative read wordline for high cell-stability, speed and area-efficiency","author":"chen","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875108"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09061137.pdf?arnumber=9061137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9061137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2956232","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}