{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T19:35:46Z","timestamp":1770147346244,"version":"3.49.0"},"reference-count":79,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1700914"],"award-info":[{"award-number":["1700914"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tvlsi.2019.2956923","type":"journal-article","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T21:28:02Z","timestamp":1579642082000},"page":"620-633","source":"Crossref","is-referenced-by-count":10,"title":["SRAM Stability Analysis and Performance\u2013Reliability Tradeoff for Different Cache Configurations"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8273-5769","authenticated-orcid":false,"given":"Rui","family":"Zhang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5057-4916","authenticated-orcid":false,"given":"Taizhi","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3630-1003","authenticated-orcid":false,"given":"Kexin","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chang-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8244-4793","authenticated-orcid":false,"given":"Linda","family":"Milor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","year":"2015","journal-title":"MiBench benchmark"},{"key":"ref72","year":"2015","journal-title":"Leon3 Processor"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609436"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2004.1311137"},{"key":"ref74","year":"2018","journal-title":"COMSOL® Multiphysics 5 2"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.900684"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.12.034"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464147"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753284"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197781"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936289"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2558522"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2001178"},{"key":"ref37","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353616"},{"key":"ref35","first-page":"2a.2.1","article-title":"A compact SPICE model for statistical post-breakdown gate current increase due to TDDB","author":"kim","year":"2013","journal-title":"Proc IEEE IRPS"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1063\/1.2147714","article-title":"Dielectric breakdown mechanisms in gate oxides","volume":"98","author":"lombardo","year":"2005","journal-title":"J Appl Phys"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2018.2804944"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.37"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.15"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936420"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802600"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574505"},{"key":"ref65","first-page":"71","article-title":"On the combined impact of soft and medium gate oxide breakdown and process variability on the parametric figures of SRAM components","author":"wang","year":"2006","journal-title":"Proc IEEE MTDT"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2212897"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203856"},{"key":"ref67","doi-asserted-by":"crossref","first-page":"1725","DOI":"10.1109\/TED.2014.2368191","article-title":"Impacts of random telegraph noise (RTN) on digital circuits","volume":"62","author":"luo","year":"2015","journal-title":"IEEE Trans Electron Devices"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681809"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2016.7480513"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2849376"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715143"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20180502"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-012-0411-1"},{"key":"ref21","first-page":"39","article-title":"The energy criterion for breaking chemical bonds in electrical breakdown process of polymers","volume":"1","author":"xie","year":"1994","journal-title":"Proc ICPADM"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1116\/1.3072919"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2271705"},{"key":"ref26","first-page":"175","article-title":"A unified aging model of NBTI and HCI degradation towards lifetime reliability management in nanoscale MOSFET circuits","author":"wang","year":"2011","journal-title":"Proc Int Symp Nanosc Archit"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.11.002"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531974"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531971"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908568"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2007.4469217"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488755"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847813"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487565"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2625809"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2287187"},{"key":"ref52","first-page":"ca.10.1","article-title":"The impact of high \n$\\text{V}_{th}$\n drifts tail and real workloads on SRAM reliability","author":"angot","year":"2014","journal-title":"Proc IEEE IRPS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784604"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2267274"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112725"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2773122"},{"key":"ref15","first-page":"4c.5.1","article-title":"Intrinsic transistor reliability improvements from 22 nm tri-gate technology","author":"ramey","year":"2013","journal-title":"Proc IEEE IRPS"},{"key":"ref16","first-page":"2d.1.1","article-title":"Technology scaling on high-K metal-gate FinFET BTI reliability","author":"lee","year":"2013","journal-title":"Proc IEEE IRPS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112783"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861180"},{"key":"ref19","first-page":"85","article-title":"Modeling of BTI-aging \n$\\text{V}_{T}$\n stability for advanced planar and FinFET SRAM reliability","author":"lee","year":"2017","journal-title":"Proc Int Conf Simulation Semicond Processes Devices (SISPAD)"},{"key":"ref4","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"Proc ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6659017"},{"key":"ref6","first-page":"60","article-title":"High performance cache replacement using re-reference interval prediction (RRIP)","author":"jalee","year":"2010","journal-title":"Proc ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref8","first-page":"493","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"ref49","first-page":"726","article-title":"NBTI induced performance degradation in logic and memory circuits: How effectively can we approach a reliability solution","author":"kang","year":"2008","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.912779"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173342"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558900"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369930"},{"key":"ref47","first-page":"31","article-title":"Bias temperature instability analysis of FinFET based SRAM cells","author":"khan","year":"2014","journal-title":"Proc DATE"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2017.2669314"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296358"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763152"},{"key":"ref43","year":"2017","journal-title":"Predictive Technology Model"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9011687\/8964489-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9011687\/08964489.pdf?arnumber=8964489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:14Z","timestamp":1651070414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8964489\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":79,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2956923","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}