{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T00:07:34Z","timestamp":1773965254779,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Indo-Japanese Joint Laboratory for Intelligent Dependable Cyber-Physical Systems"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2019.2958989","type":"journal-article","created":{"date-parts":[[2020,1,7]],"date-time":"2020-01-07T21:05:51Z","timestamp":1578431151000},"page":"1002-1015","source":"Crossref","is-referenced-by-count":7,"title":["A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0479-9855","authenticated-orcid":false,"given":"Binod","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Jay","family":"Adhaduk","sequence":"additional","affiliation":[]},{"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6516-4175","authenticated-orcid":false,"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Interactive presentation: Low cost debug architecture using lossy compression for silicon debug","author":"anis","year":"2007","journal-title":"Proc Eur Conf Design Autom"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2678504"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342421"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401690"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783748"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref16","year":"2019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2790077"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2561920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050501"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2883899"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.122"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2835462"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657604"},{"key":"ref20","first-page":"1","article-title":"A configurable bus-tracer for error reproduction in post-silicon validation","author":"chen","year":"2013","journal-title":"Proc Int Symp VLSI Design Autom Test (VLSI-DAT)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927066"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/08951249.pdf?arnumber=8951249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:59Z","timestamp":1651070399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8951249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2958989","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}