{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:13:00Z","timestamp":1781885580696,"version":"3.54.5"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61376075"],"award-info":[{"award-number":["61376075"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["41412020201"],"award-info":[{"award-number":["41412020201"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Research and Development Pro-gram of Jiangsu Province","award":["BE2015153"],"award-info":[{"award-number":["BE2015153"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2019.2959847","type":"journal-article","created":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T21:07:26Z","timestamp":1577912846000},"page":"864-875","source":"Crossref","is-referenced-by-count":21,"title":["GH CORDIC-Based Architecture for Computing $N$ th Root of Single-Precision Floating-Point Number"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9981-0588","authenticated-orcid":false,"given":"Yuxuan","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4450-066X","authenticated-orcid":false,"given":"Yuanyong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7227-4786","authenticated-orcid":false,"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qinghong","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7181-8278","authenticated-orcid":false,"given":"Hongbing","family":"Pan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"1051","article-title":"A high-level synthesis and verification tool for application specific \n$\\text{k}^{th}$\n root processing engine","author":"aslan","year":"2013","journal-title":"Proc IEEE 56th Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref32","first-page":"83","article-title":"A fixed-point implementation of the expanded hyperbolic CORDIC algorithm","volume":"37","author":"llamocca-obreg\u00f3n","year":"2007","journal-title":"Latin Amer Appl Res"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/12.67316"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2008.5976968"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2011.6177377"},{"key":"ref10","author":"glassner","year":"1995","journal-title":"Principles of Digital Image Synthesis"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70764"},{"key":"ref12","first-page":"52","article-title":"Composite iterative algorithm and architecture for q-th root calculation","author":"v?quez","year":"2011","journal-title":"Proc 20th IEEE Symp Computer Arithmetic"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2835822"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5222693"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008110704586"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"ref17","author":"m\u00fcller","year":"2006","journal-title":"Elementary Functions Algorithms and Implementation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/79.143467"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1478786.1478840"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919557"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"ref27","first-page":"240","article-title":"CORDIC vector interpolator for power-aware 3D computer graphics","author":"euh","year":"2002","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727063"},{"key":"ref6","first-page":"520","article-title":"A FPGA based square-root coprocessor","author":"tchoumatchenko","year":"1996","journal-title":"Proc 22nd Euromicro Conf Beyond Hardw Softw Design Strategies"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/103162.103163"},{"key":"ref5","first-page":"226","article-title":"Implementation of single precision floating point square root on FPGAs","author":"li","year":"1997","journal-title":"Proc FCCM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CITS.2016.7546386"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2015.7322785"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2014.7002202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2006.1655961"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70848"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008162721424"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JRA.1987.1087126"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515779"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.1604"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ROBOT.1988.12217"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360839"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.53"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/08948355.pdf?arnumber=8948355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:59Z","timestamp":1651070399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8948355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2959847","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}