{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T17:41:15Z","timestamp":1779385275225,"version":"3.53.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2727.001"],"award-info":[{"award-number":["2727.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS1722557"],"award-info":[{"award-number":["CNS1722557"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1718474"],"award-info":[{"award-number":["CCF-1718474"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["DGE-1723687"],"award-info":[{"award-number":["DGE-1723687"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["DGE-1821766"],"award-info":[{"award-number":["DGE-1821766"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["D15AP00089"],"award-info":[{"award-number":["D15AP00089"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2019.2961358","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T21:17:09Z","timestamp":1579036629000},"page":"968-979","source":"Crossref","is-referenced-by-count":21,"title":["HarTBleed: Using Hardware Trojans for Data Leakage Exploits"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8175-1337","authenticated-orcid":false,"given":"Asmit","family":"De","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4531-5191","authenticated-orcid":false,"given":"Mohammad","family":"Nasim Imtiaz Khan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karthikeyan","family":"Nagarajan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8753-490X","authenticated-orcid":false,"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495582"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref33","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/0964-1726\/1\/3\/002"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559037"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"ref37","year":"2019","journal-title":"Arm Cortex-A77 Core Technical Reference Manual"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref34","volume":"17","author":"bushnell","year":"2004","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"ref11","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"Proc 27th Secur Symp (USENIX Security)"},{"key":"ref12","year":"2018","journal-title":"Software techniques for managing speculation on amd processors"},{"key":"ref13","year":"2018","journal-title":"The big hack How china used a tiny chip to infiltrate u s companies"},{"key":"ref14","year":"2008","journal-title":"The Hunt for the Kill Switch"},{"key":"ref15","year":"2018","journal-title":"Hardware Trojan Designs on BASYS FPGA Board"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2017.7938024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740836"},{"key":"ref28","first-page":"15","article-title":"Detecting malicious inclusions in secure hardware: Challenges and solutions","author":"wang","year":"2008","journal-title":"Proc IEEE Int Workshop Hardw -Orient Secur Trust"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2017.05.002"},{"key":"ref27","article-title":"Low power TLB design for high performance microprocessors","author":"manne","year":"1997"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609960"},{"key":"ref29","year":"2017","journal-title":"Addressing Test Time Challenges"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2014.14"},{"key":"ref8","year":"2003","journal-title":"PaX address space layout randomization (ASLR)"},{"key":"ref7","year":"2018","journal-title":"Data Execution Prevention"},{"key":"ref2","first-page":"376","article-title":"Research and application of the transparent data encryption in intranet data leakage prevention","volume":"2","author":"zhang","year":"2009","journal-title":"Proc Int Conf Comput Intell Secur"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2663716.2663755"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2014.48"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"ref22","article-title":"Hardware trojans-prevention, detection, countermeasures (a literature review)","author":"beaumont","year":"2011"},{"key":"ref21","year":"2018","journal-title":"Trusted Integrated Circuits (TRUST)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978321"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3"},{"key":"ref41","article-title":"CAIN: Silently breaking ASLR in the cloud","author":"barresi","year":"2015","journal-title":"Proc 9th USENIX Workshop Offensive Technol (WOOT)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEEM.2016.7798201"},{"key":"ref44","year":"2018","journal-title":"22nm PTM Technology File"},{"key":"ref26","first-page":"396","article-title":"Hardware trojans in emerging non-volatile memories","author":"khan","year":"2019","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9043771\/8959377-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/08959377.pdf?arnumber=8959377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:59Z","timestamp":1651070399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8959377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2961358","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}