{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T22:51:08Z","timestamp":1776725468666,"version":"3.51.2"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2019.2962501","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T21:17:09Z","timestamp":1579036629000},"page":"890-903","source":"Crossref","is-referenced-by-count":15,"title":["Optimizing FPGA Logic Circuitry for Variable Voltage Supplies"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2696-3086","authenticated-orcid":false,"given":"Ibrahim","family":"Ahmed","sequence":"first","affiliation":[]},{"given":"Linda L.","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435281"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3301298"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2037211"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.80"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435293"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270299"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847280"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2996866"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577342"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2016.7468125"},{"key":"ref24","first-page":"1","author":"ahmed","year":"2019","journal-title":"Proc FPL"},{"key":"ref23","year":"2015","journal-title":"AN 711 Power Reduction Features in Intel Arria 10 Devices"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505313"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(00)00214-3"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref11","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref40","year":"2009","journal-title":"Quartus-II University Interface Program"},{"key":"ref12","author":"patterson","year":"2013","journal-title":"Computer Organization and Design MIPS Edition The Hardware\/Software Interface"},{"key":"ref13","year":"2019","journal-title":"Xilinx Power Estimator User Guide"},{"key":"ref14","first-page":"1","article-title":"Analysis of within-die process variation in 65 nm FPGAs","author":"tuan","year":"2011","journal-title":"Proc ISQED"},{"key":"ref15","first-page":"396","article-title":"Characterizing process variation in nanometer CMOS","author":"agarwal","year":"2007","journal-title":"Proc DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723152"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1117201.1117203","article-title":"A 90 nm low-power FPGA for battery-powered applications","author":"tuan","year":"2006","journal-title":"Proc FPGA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.04.021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref3","year":"2019","journal-title":"Amazon EC2 F1 instances"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"ref8","year":"2019","journal-title":"List of CPU Power Dissipation Figures—Wikipedia the Free Encyclopedia"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263279"},{"key":"ref9","year":"2019","journal-title":"Early Power Estimator for Intel Stratix 10 FPGAs User Guide"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412139"},{"key":"ref45","year":"2019","journal-title":"Intel Stratix 10 Device Datasheet"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883923"},{"key":"ref42","author":"cao","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref41","year":"2015","journal-title":"Stratix V Device Handbook"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145711"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/08959356.pdf?arnumber=8959356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T03:28:25Z","timestamp":1695612505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8959356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":52,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2962501","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}