{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:13:28Z","timestamp":1781194408630,"version":"3.54.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Science and Engineering Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000240","name":"New Brunswick Innovation Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000240","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008676","name":"CMC Microsystems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004361","name":"Texas Instruments","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004361","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2020.2965772","type":"journal-article","created":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T19:51:27Z","timestamp":1587412287000},"page":"1378-1391","source":"Crossref","is-referenced-by-count":17,"title":["Optimizing FPGA Logic Block Architectures for Arithmetic"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8151-8359","authenticated-orcid":false,"given":"Kevin E.","family":"Murray","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Luu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthew J. P.","family":"Walker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Conor","family":"McCullough","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8391-0509","authenticated-orcid":false,"given":"Safeen","family":"Huda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bo","family":"Yan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Charles","family":"Chiasson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2764-823X","authenticated-orcid":false,"given":"Kenneth B.","family":"Kent","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0528-6493","authenticated-orcid":false,"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068725"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344698"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483927"},{"key":"ref13","year":"2017","journal-title":"UltraScale Architecture Configurable Logic Block"},{"key":"ref14","year":"2013","journal-title":"Logic Array Blocks and Adaptive Logic Modules in Stratix v Devices"},{"key":"ref15","year":"2018","journal-title":"Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.25"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344695"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref4","year":"2013","journal-title":"LatticeECP2\/M Family Handbook"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950434"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ELECTR.1991.718233"},{"key":"ref5","year":"2013","journal-title":"7 Series FPGAs Configurable Logic Block User Guide"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.655179"},{"key":"ref7","first-page":"90","article-title":"revisiting the cascade circuit in logic cells of lookup table based fpgas","author":"woo","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.831434"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319911"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056826"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508165"},{"key":"ref23","year":"2009","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09072274.pdf?arnumber=9072274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9072274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2965772","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}