{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T19:33:02Z","timestamp":1781292782223,"version":"3.54.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["SRFC-TB1803-02"],"award-info":[{"award-number":["SRFC-TB1803-02"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IDEC, Daejeon, South Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2020.2968365","type":"journal-article","created":{"date-parts":[[2020,2,20]],"date-time":"2020-02-20T22:30:17Z","timestamp":1582237817000},"page":"1084-1088","source":"Crossref","is-referenced-by-count":19,"title":["ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2457-7309","authenticated-orcid":false,"given":"Inayat","family":"Ullah","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1502-5353","authenticated-orcid":false,"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5819-1995","authenticated-orcid":false,"given":"Jaeyong","family":"Chung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2756702"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2877131"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904105"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215736"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2822311"},{"key":"ref15","year":"2016","journal-title":"Series FPGAs Configurable Logic Block User Guide UG474 (v1 7)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293911"},{"key":"ref17","year":"2018","journal-title":"Device Reliability Report"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"ref4","first-page":"1","article-title":"Investigation into SEU effects and hardening strategies in SRAM based FPGA","author":"li","year":"2019","journal-title":"Proc Eur Conf Radiat Effects Compon Syst (RADECS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2892838"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417524"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2907238"},{"key":"ref8","year":"2017","journal-title":"Ternary Content Addressable Memory (TCAM) Search IP for SDNet V1 0 Xilinx Product Guide PG190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903980"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/5650205"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2017.2776565"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2013.6665177"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.3166"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/09005222.pdf?arnumber=9005222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:58Z","timestamp":1651070398000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9005222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2968365","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}