{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T20:34:00Z","timestamp":1759091640171,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["#FA8650-18-1-7819"],"award-info":[{"award-number":["#FA8650-18-1-7819"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1718434"],"award-info":[{"award-number":["1718434"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["1718434"],"award-info":[{"award-number":["1718434"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2020.2968552","type":"journal-article","created":{"date-parts":[[2020,2,11]],"date-time":"2020-02-11T02:15:06Z","timestamp":1581387306000},"page":"954-967","source":"Crossref","is-referenced-by-count":22,"title":["SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3407-449X","authenticated-orcid":false,"given":"Shervin","family":"Roshanisefat","sequence":"first","affiliation":[]},{"given":"Hadi","family":"Mardani Kamali","sequence":"additional","affiliation":[]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/775870.775875"},{"key":"ref38","first-page":"212","article-title":"An efficient combinationality check technique for the synthesis of cyclic combinational circuits","author":"agarwal","year":"2005","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC'00)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3190853"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240857"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref30","first-page":"466","author":"tseitin","year":"1983","journal-title":"On the Complexity of Derivations in Prepositional Calculus"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406959"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474189"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495587"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319496"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0044-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","first-page":"181","article-title":"COMA: Communication and obfuscation management architecture","author":"azar","year":"2019","journal-title":"Proc 20th Int Symp Res Attacks Intrusions Defenses (RAID)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.28"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"journal-title":"Trends in the Global IC Design Service Market","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"97","DOI":"10.46586\/tches.v2019.i1.97-122","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","volume":"2019","author":"zamiri azar","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref42","first-page":"737","article-title":"Yices 2.2","author":"dutertre","year":"2014","journal-title":"Computer Aided Verification"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref41","first-page":"14","article-title":"Enumerating circuits and loops in graphs with self-arcs and multiple-arcs","author":"hawick","year":"2008","journal-title":"Proc FCS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287683"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9043771\/8989982-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/08989982.pdf?arnumber=8989982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:59Z","timestamp":1651070399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8989982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":43,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2968552","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}