{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:29:15Z","timestamp":1781886555048,"version":"3.54.5"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["N00014-16-1-263"],"award-info":[{"award-number":["N00014-16-1-263"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014576","name":"Office of the President, University of California","doi-asserted-by":"publisher","award":["MRP-17-454999"],"award-info":[{"award-number":["MRP-17-454999"]}],"id":[{"id":"10.13039\/100014576","id-type":"DOI","asserted-by":"publisher"}]},{"name":"GuruKrupa Fellowship"},{"name":"UCLA CHIPS Consortium"},{"name":"Center for Design Enabled Nanofabrication"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tvlsi.2020.2968904","type":"journal-article","created":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T23:15:50Z","timestamp":1581635750000},"page":"1062-1073","source":"Crossref","is-referenced-by-count":40,"title":["Design Space Exploration for Chiplet-Assembly-Based Processors"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8777-8573","authenticated-orcid":false,"given":"Saptadeep","family":"Pal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Petrisko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/347090.347123"},{"key":"ref38","first-page":"52:1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations","author":"trevor carlson","year":"2011","journal-title":"Proc Int Conf for High Perform Comput Netw Storage Anal (SC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref30","year":"2019","journal-title":"The Embedded Microprocessor Benchmark"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2272017"},{"key":"ref36","year":"2019","journal-title":"IBM ILOG"},{"key":"ref35","year":"2019","journal-title":"Advanced Interface Bus"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403721"},{"key":"ref28","year":"2019","journal-title":"MOCHI ARCHITECTURE"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref29","year":"2006","journal-title":"SPEC-Standard Performance Evaluation Corporation"},{"key":"ref2","year":"2019","journal-title":"Intel Xeon Processor"},{"key":"ref1","year":"2019","journal-title":"Intel Xeon Processor"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"key":"ref21","first-page":"220","article-title":"Set top box SoC design methodology at STmicroelectronics","author":"remond","year":"2003","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2013.6745683"},{"key":"ref23","first-page":"40","article-title":"Component selection and matching for IP-based design","author":"martin","year":"2001","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.71"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.65"},{"key":"ref50","year":"0","journal-title":"Newsroom 3530117 and 3560517"},{"key":"ref51","first-page":"42","article-title":"GNU parallel: The command-line power tool","volume":"36","author":"tange","year":"2011","journal-title":"USENIX Mag"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2017.246"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250713"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.491458"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309943"},{"key":"ref14","first-page":"10","article-title":"ArchExplorer.org: Joint compiler\/hardware exploration for fair comparison of architectures","author":"desmet","year":"2009","journal-title":"Proc 13th Workshop Interact Between Compil Comput Archit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.67"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403721"},{"key":"ref17","first-page":"202","article-title":"An automatic design space exploration framework for multicore architecture optimizations","author":"calborean","year":"2010","journal-title":"Proc -RoEduNet IEEE Int Conf"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/1152154.1152162","article-title":"Core Architecture Optimization for Heterogeneous Chip Multiprocessors","author":"rakesh kumar","year":"2006","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000067"},{"key":"ref4","year":"2019","journal-title":"Intel Xeon e3 Processors"},{"key":"ref3","year":"2019","journal-title":"Intel Xeon Processor"},{"key":"ref6","year":"2019","journal-title":"SemiWiki-All Things Semiconductor"},{"key":"ref5","year":"2014","journal-title":"McKinsey on Semiconductors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250693"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2737644"},{"key":"ref49","year":"2019","journal-title":"Quarterly Personal Computer (PC) Vendor Shipments Worldwide From 2009 to 2018 by Vendor (in Million Units)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.42"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref45","year":"2012","journal-title":"Wafer Price is Hiking Up"},{"key":"ref48","year":"2019","journal-title":"Gartner Says Worldwide Sales of Smartphones Returned to Growth in First Quarter of 2018"},{"key":"ref47","year":"2007","journal-title":"Yield Enhancement"},{"key":"ref42","first-page":"30","article-title":"The architecture of the Nehalem processor and Nehalem-EP SMP platforms","volume":"3","author":"thomadakis","year":"2011","journal-title":"Resource"},{"key":"ref41","first-page":"2","article-title":"Pinballs: Portable and shareable user-level checkpoints for reproducible analysis and simulation","author":"patil","year":"2014","journal-title":"Proc Workshop Reproducible Res Methodol (REPRODUCE)"},{"key":"ref44","year":"2019","journal-title":"How to Improve the Profitability of Fabless Semiconductor Companies"},{"key":"ref43","author":"sperling","year":"2014","journal-title":"How Much Will That Chip Cost?"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9043771\/08998304.pdf?arnumber=8998304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:59Z","timestamp":1651070399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8998304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":51,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2968904","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}