{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:51:59Z","timestamp":1767340319793,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tvlsi.2020.2974202","type":"journal-article","created":{"date-parts":[[2020,2,28]],"date-time":"2020-02-28T22:47:37Z","timestamp":1582930057000},"page":"1341-1344","source":"Crossref","is-referenced-by-count":6,"title":["Bias-Dependent Variation in FinFET SRAM"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8373-2052","authenticated-orcid":false,"given":"Randy W.","family":"Mann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meixiong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O Sung","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Parihar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammed","family":"Ahosan Ul Karim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jack","family":"Higman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Versaggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rick","family":"Carter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658430"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2713124"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"year":"0","key":"ref15"},{"key":"ref16","first-page":"220","article-title":"Non-gaussian distribution of SRAM read current and design impact to low power memory using voltage acceleration method","author":"wang","year":"2011","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703290"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2408215"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2853699"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1344","DOI":"10.1109\/T-ED.1978.19300","article-title":"ta-a1 vlsi limitations from drain-induced barrier-lowering","volume":"25","author":"troutman","year":"1978","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.895856"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2829522"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.249429"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9078135\/09018162.pdf?arnumber=9018162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:19Z","timestamp":1651070419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9018162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2974202","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}