{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:23Z","timestamp":1740133283124,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Air Force Research Laboratory (AFRL) and the Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7867"],"award-info":[{"award-number":["FA8650-18-2-7867"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1935362"],"award-info":[{"award-number":["1935362"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2020.2975589","type":"journal-article","created":{"date-parts":[[2020,3,11]],"date-time":"2020-03-11T21:47:18Z","timestamp":1583963238000},"page":"1371-1377","source":"Crossref","is-referenced-by-count":1,"title":["A 2-D Calibration Scheme for Resistive Nonvolatile Memories"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0258-181X","authenticated-orcid":false,"given":"Albert","family":"Lee","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1724-6595","authenticated-orcid":false,"given":"Raahul","family":"Jagannathan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7181-1212","authenticated-orcid":false,"given":"Di","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Kang L.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409718"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijpe.2006.05.015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1080\/00207543.2012.737943"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2005375"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838430"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252653"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001937"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164294"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2304893"},{"key":"ref4","first-page":"482","article-title":"A 28 nm 32 Kb embedded 2T2MTJ STT-MRAM macro with 1.3 ns read-access time for fast and reliable read applications","volume":"2018","author":"yang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"ref5","first-page":"214","article-title":"A 7 Mb STT-MRAM in 22FFL FinFET technology with 4ns read sensing time at 0.9 V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510304"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213650"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"ref1","first-page":"164c","article-title":"Embedded 2Mb ReRAM macro with 2.6 ns read access time using dynamic-trip-point-mismatch sampling current-mode sense amplifier for IoE applications","author":"lo","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2634701"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203787"},{"key":"ref21","first-page":"206","article-title":"A 7 nm 256 Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","volume":"2017","author":"chang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"258","article-title":"A 64 Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1088\/0957-0233\/26\/4\/045602"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9104037\/9032316-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09032316.pdf?arnumber=9032316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9032316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2975589","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}