{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:45:07Z","timestamp":1781883907744,"version":"3.54.5"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DARPA ERI 3DSOC Program","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2020.2976734","type":"journal-article","created":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T02:37:46Z","timestamp":1584412666000},"page":"1513-1526","source":"Crossref","is-referenced-by-count":38,"title":["Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1136-9220","authenticated-orcid":false,"given":"Sanmitra","family":"Banerjee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9353-6397","authenticated-orcid":false,"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"2019","journal-title":"Common Platform Alliance"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1031-0_48"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.096"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.32469\/10355\/5622","article-title":"Shallow trench isolation process in microfabrication for flash (NAND) memory","author":"garud","year":"2008"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023197"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556242"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902047"},{"key":"ref36","first-page":"590","article-title":"Failure defects observed in post-breakdown high-\n$\\kappa$\n\/metal gate stack MOSFET","author":"ranjan","year":"2006","journal-title":"Proc IRPS"},{"key":"ref35","article-title":"Oxygen and related defects in Czochralski silicon crowns","author":"pascoa","year":"2014"},{"key":"ref34","article-title":"Damascene replacement metal gate process with controlled gate profile and length using Si1-xGex as sacrificial material","author":"lin","year":"2008"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268334"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090741"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaj1628"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2258023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357939"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457453"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.11.011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2617828"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837497"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0009-2614(98)00745-3"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4235.910464"},{"key":"ref4","first-page":"182","article-title":"A metallic-CNT-tolerant carbon nanotube technology using asymmetrically-correlated CNTs (ACCNT)","author":"lin","year":"2009","journal-title":"Proc Symp VLSI"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/24.387375"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629995"},{"key":"ref6","first-page":"958","article-title":"Automated design of misaligned-carbon-nanotube-immune circuits","author":"patil","year":"2007","journal-title":"Proc DAC"},{"key":"ref29","year":"2019","journal-title":"Web link"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2076323"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.31"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026573"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/nn503627h"},{"key":"ref9","author":"lee","year":"2015","journal-title":"Stanford Virtual-Source Carbon Nanotube Field-Effect Transistors Model Technical User’s Manual"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"ref20","article-title":"Solution deposition methods for carbon nanotube field-effect transistors","author":"salaets","year":"2009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.66.045411"},{"key":"ref21","year":"2019","journal-title":"Printing Nanotube-Based P-Type Thin Film Transistors With High Current Density NanoIntegris White Paper"},{"key":"ref24","article-title":"The effects of process variations on performance and robustness of bulk CMOS and SOI implementations of C-elements","author":"al tarawneh","year":"2011"},{"key":"ref41","first-page":"1","article-title":"A CAD tool for design and analysis of CNFET circuits","author":"huang","year":"2010","journal-title":"Proc IEEE Int Conf Electron Devices Solid-State Circuits (EDSSC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"ref26","year":"2019","journal-title":"Web link"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629933"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09037185.pdf?arnumber=9037185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9037185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2976734","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}