{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T08:24:46Z","timestamp":1785918286756,"version":"3.56.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ministry of Science, Research and Arts of the State of Baden-W\u00fcrttemberg through the MERAGEM Doctoral Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2020.2980931","type":"journal-article","created":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T21:24:13Z","timestamp":1585171453000},"page":"1496-1504","source":"Crossref","is-referenced-by-count":6,"title":["A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8771-1806","authenticated-orcid":false,"given":"Ahmet Turan","family":"Erozan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0251-4596","authenticated-orcid":false,"given":"Dennis D.","family":"Weller","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7214-7253","authenticated-orcid":false,"given":"Farhan","family":"Rasheed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0516-7112","authenticated-orcid":false,"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0348-041X","authenticated-orcid":false,"given":"Jasmin","family":"Aghassi-Hagmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1021\/ac991213d"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1395-x"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/43.298034"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/92.273147"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/54.735930"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/s41578-018-0070-3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201806483"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2867461"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715159"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2866188"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357323"},{"key":"ref15","article-title":"A compact low-voltage true random number generator based on inkjet-printing technology","author":"erozan","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715071"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2826361"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4896547"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2608738"},{"key":"ref28","first-page":"16","article-title":"The potential of printed electronics and personal fabrication in driving the Internet of Things","volume":"1","author":"rosa","year":"2015","journal-title":"Open Journal of the Internet of Things"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2673863"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1021\/acsaelm.9b00313"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/INSS.2010.5573467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201304346"},{"key":"ref29","first-page":"17","article-title":"Printed electronics for low-cost electronic systems: Technology status and application development","author":"subramanian","year":"2008","journal-title":"Proc 34th Eur Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/s150923459"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4991919"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/1521-4095(20020116)14:2<99::AID-ADMA99>3.0.CO;2-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.orgel.2015.03.028"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201902028"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"458","DOI":"10.1038\/nature12314","article-title":"An ultra-lightweight design for imperceptible plastic electronics","volume":"499","author":"kaltenbrunner","year":"2013","journal-title":"Nature"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.1526457"},{"key":"ref22","first-page":"25","article-title":"Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications","author":"roose","year":"2019","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132704"},{"key":"ref24","first-page":"151","article-title":"A neural netlist of 10 combinational benchmark circuits","author":"brglez","year":"1985","journal-title":"ISCAS Special Session on ATPG and Fault Simulation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715095"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2922237"},{"key":"ref25","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"Proc 24th Int Workshop Logic Synth (IWLS)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09046766.pdf?arnumber=9046766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9046766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":37,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2980931","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}