{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:38:12Z","timestamp":1787013492376,"version":"build-2736575974"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2847.001"],"award-info":[{"award-number":["2847.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"NSF CNS","doi-asserted-by":"publisher","award":["1722557"],"award-info":[{"award-number":["1722557"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF CCF","award":["1718474"],"award-info":[{"award-number":["1718474"]}]},{"name":"NSF DGE","award":["1723687"],"award-info":[{"award-number":["1723687"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2020.2982188","type":"journal-article","created":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T17:31:06Z","timestamp":1586367066000},"page":"1461-1470","source":"Crossref","is-referenced-by-count":17,"title":["Cache-Out: Leaking Cache Memory Using Hardware Trojan"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4531-5191","authenticated-orcid":false,"given":"Mohammad Nasim Imtaiz","family":"Khan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8175-1337","authenticated-orcid":false,"given":"Asmit","family":"De","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8753-490X","authenticated-orcid":false,"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"111","article-title":"45nm SRAM technology development and technology lead vehicle","volume":"12","author":"relax bhattacharya","year":"2008","journal-title":"Intel Technol J"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0964-1726\/1\/3\/002"},{"key":"ref12","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147155"},{"key":"ref15","year":"2019","journal-title":"22nm PTM Technology File"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2012.2200399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.880311"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214302"},{"key":"ref4","year":"2018","journal-title":"The Hunt for the Kill Switch"},{"key":"ref3","year":"2018","journal-title":"The big hack How china used a tiny chip to infiltrate u s companies"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"},{"key":"ref8","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714843"},{"key":"ref2","year":"2018","journal-title":"Trusted Integrated Circuits (TRUST)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0165-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.75"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49445-6_24"},{"key":"ref24","first-page":"503","article-title":"REad\/access-preferred (REAP) SRAM–architecture-aware bit cell design for improved yield and lower VMIN","author":"goel","year":"2009","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9104037\/9061138-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09061138.pdf?arnumber=9061138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T10:40:14Z","timestamp":1651056014000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9061138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2982188","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}