{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T19:29:12Z","timestamp":1776886152911,"version":"3.51.2"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"U.K. Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/N509796\/1"],"award-info":[{"award-number":["EP\/N509796\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tvlsi.2020.2987202","type":"journal-article","created":{"date-parts":[[2020,4,30]],"date-time":"2020-04-30T20:06:57Z","timestamp":1588277217000},"page":"1392-1402","source":"Crossref","is-referenced-by-count":9,"title":["High Throughput Spatial Convolution Filters on FPGAs"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1033-9951","authenticated-orcid":false,"given":"Lenos","family":"Ioannou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdullah","family":"Al-Dujaili","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0568-5048","authenticated-orcid":false,"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.08.008"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.25"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-12568-8_10"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145704"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/jimaging4120138"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/computers6020019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330385"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800529"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838542"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2536202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1196409"},{"key":"ref17","first-page":"4","article-title":"FPGA implementation of FIR filter using M-bit parallel distributed arithmetic","author":"jeng","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.06.002"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380833"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1117\/12.765789"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00035-6"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227267"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272532"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3349614.3356027"},{"key":"ref29","year":"2019","journal-title":"Virtex-7 FPGAs Data Sheet DC and Switching Characteristics DS183"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238089"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2013.2284133"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0119"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2017.10.013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470828519"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"ref22","first-page":"1","article-title":"DeCO: A DSP block based FPGA accelerator overlay with low overhead interconnect","author":"jain","year":"2016","journal-title":"Proc IEEE 24th Annu Int Symp Field-Program Custom Comput Mach (FCCM)"},{"key":"ref21","article-title":"Throughput oriented FPGA overlays using DSP blocks","author":"kumar jain","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2629421"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474363"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2011.34"},{"key":"ref25","year":"2006","journal-title":"HDL coding practices to accelerate design performance"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9104037\/09082820.pdf?arnumber=9082820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9082820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":34,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2987202","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}