{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:33:51Z","timestamp":1764174831193,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007249","name":"University of Minnesota under a grant from the Fulbright Foundation - Greece","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007249","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/tvlsi.2020.2994534","type":"journal-article","created":{"date-parts":[[2020,5,27]],"date-time":"2020-05-27T20:41:21Z","timestamp":1590612081000},"page":"1610-1620","source":"Crossref","is-referenced-by-count":13,"title":["Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2867-9604","authenticated-orcid":false,"given":"George","family":"Floros","sequence":"first","affiliation":[]},{"given":"Nestor","family":"Evmorfopoulos","sequence":"additional","affiliation":[]},{"given":"Georgios","family":"Stamoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2166075"},{"journal-title":"SLICOT Benchmark Examples for Model Reduction","year":"2020","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.926004"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRS.2008.926693"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2013.6703479"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483978"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541117"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2126612"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146978"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1109\/TCSII.2008.925655","article-title":"Second-order balanced truncation for passive-order reduction of RLCK circuits","volume":"55","author":"yan","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403479"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.859772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920092"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-0003-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6911(02)00147-0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2015.04.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269012"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898717778"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/06066120X"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/00207170410001713448"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/nla.652"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744770"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/15M1030911"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/00207729008910366"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012593"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382547"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479801384937"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s00211-011-0366-3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2004.11.004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1824801.1824814"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s00498-004-0141-4"},{"journal-title":"Matrix Computations","year":"1996","author":"golub","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611971538"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9127213\/09102448.pdf?arnumber=9102448","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:39:59Z","timestamp":1651070399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9102448\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":35,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.2994534","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,7]]}}}