{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T13:46:20Z","timestamp":1782135980120,"version":"3.54.5"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/tvlsi.2020.3001526","type":"journal-article","created":{"date-parts":[[2020,6,19]],"date-time":"2020-06-19T20:29:47Z","timestamp":1592598587000},"page":"1945-1952","source":"Crossref","is-referenced-by-count":20,"title":["Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4415-0866","authenticated-orcid":false,"given":"Anni","family":"Lu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6148-7711","authenticated-orcid":false,"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8239-0492","authenticated-orcid":false,"given":"Yandong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614527"},{"key":"ref12","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Conf Neural Inf Process Syst (NIPS)"},{"key":"ref13","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref16","first-page":"1","article-title":"LPDDR4 moves mobile","author":"skinner","year":"2013","journal-title":"Proc JEDEC Mobile Forum Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aaf784"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref3","first-page":"496","article-title":"A 65 nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614551"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124915"},{"key":"ref22","first-page":"1.1.1","article-title":"Process and packaging innovations for Moore’s law continuation and beyond","author":"chau","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2856818"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9177384\/09121769.pdf?arnumber=9121769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:18Z","timestamp":1651070418000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9121769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":22,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3001526","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}