{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:25Z","timestamp":1740133285596,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intel Technology India Pvt. Ltd. through the CAD-SRS Grant"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/tvlsi.2020.3002481","type":"journal-article","created":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T20:26:22Z","timestamp":1594239982000},"page":"1745-1756","source":"Crossref","is-referenced-by-count":1,"title":["Assertions for Protecting Mixed-Signal Latency Contracts in Power Management"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8952-3638","authenticated-orcid":false,"given":"Sudipa","family":"Mandal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2178-8154","authenticated-orcid":false,"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2076-3577","authenticated-orcid":false,"given":"Aritra","family":"Hazra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunduri Rama","family":"Mohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TVLSI.2019.2914395"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2006.891496"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSI.2008.916568"},{"year":"1990","author":"shepherd","article-title":"Phase locked loop","key":"ref13"},{"year":"1990","author":"chen","article-title":"CMOS digital level shifter circuit","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ASPDAC.2012.6165024"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCAD.2016.2525798"},{"year":"2004","journal-title":"System Verilog LRM 3 1a By Accellera","key":"ref17"},{"year":"0","journal-title":"VC-FORMAL An Industrial Formal Verification Tool From Synopsys","key":"ref18"},{"year":"0","journal-title":"Jaspergold formal verification platform","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/1013235.1013249"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/4.881202"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/4.126534"},{"year":"2007","author":"flynn","journal-title":"Low Power Methodology Manual For System-on-Chip Design","key":"ref5"},{"key":"ref8","first-page":"721","article-title":"Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads","author":"martin","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"year":"2002","author":"kao","article-title":"Adaptive body biasing circuit and method","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref1","first-page":"53","article-title":"Power assertions and coverage for improving quality of low power verification and closure of power intent","author":"khan","year":"2008","journal-title":"Proc DVCON"},{"year":"2012","author":"mohan","article-title":"Low dropout regulator","key":"ref9"},{"year":"2008","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCAD.2013.2267454"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TVLSI.2011.2180548"},{"year":"0","journal-title":"The Z3 SMT Solver","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/VLSID.2017.43"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9151408\/09136721.pdf?arnumber=9136721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:26Z","timestamp":1651070426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9136721\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":24,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3002481","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,8]]}}}