{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:53:47Z","timestamp":1780635227292,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010663","name":"ERC Consolidator Grant COMPUSAPIEN","doi-asserted-by":"publisher","award":["725657"],"award-info":[{"award-number":["725657"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"EC H2020 WiPLASH","doi-asserted-by":"publisher","award":["863337"],"award-info":[{"award-number":["863337"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"joint research grant for ESL-EPFL by IMEC"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tvlsi.2020.3003471","type":"journal-article","created":{"date-parts":[[2020,7,15]],"date-time":"2020-07-15T21:09:53Z","timestamp":1594847393000},"page":"2122-2133","source":"Crossref","is-referenced-by-count":3,"title":["Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6081-9294","authenticated-orcid":false,"given":"Loris","family":"Duch","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5760-090X","authenticated-orcid":false,"given":"Miguel","family":"Peon-Quiros","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8984-9793","authenticated-orcid":false,"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruben","family":"Braojos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9536-4947","authenticated-orcid":false,"given":"David","family":"Atienza","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643618"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044952"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2012.0011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2630311"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2780083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860670"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898006"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2314356"},{"key":"ref16","first-page":"272","article-title":"Compact modeling of BTI for circuit reliability analysis","author":"reis","year":"2015","journal-title":"Circuit Design for Reliability"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532063"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838587"},{"key":"ref19","year":"2020","journal-title":"NanoTime STA"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2000.880093"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902992"},{"key":"ref27","first-page":"1","article-title":"Hardware\/software approach for code synchronization in low-power multi-core sensor nodes","author":"braojos","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861122"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173404"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/s110605561"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531974"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref2","first-page":"272","article-title":"Recent trends in bias temperature instability","author":"reis","year":"2015","journal-title":"Circuit Design for Reliability"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353539"},{"key":"ref1","article-title":"Modeling and simulation of negative bias temperature instability","author":"entner","year":"2007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861125"},{"key":"ref22","author":"bhasker","year":"2009","journal-title":"Static Timing Analysis for Nanometer Designs"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0303"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1186\/1471-2261-5-28"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.52"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/S0010-4825(02)00034-3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TITB.2011.2163943"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9206095\/09141321.pdf?arnumber=9141321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9141321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3003471","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}