{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T17:23:12Z","timestamp":1785604992975,"version":"3.56.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674014"],"award-info":[{"award-number":["61674014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tvlsi.2020.3009452","type":"journal-article","created":{"date-parts":[[2020,7,27]],"date-time":"2020-07-27T21:34:46Z","timestamp":1595885686000},"page":"2228-2232","source":"Crossref","is-referenced-by-count":27,"title":["Sub-1-V BGR and POR Hybrid Circuit With 2.25-\u03bcA Current Dissipation and Low Complexity"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6377-6258","authenticated-orcid":false,"given":"Bo","family":"Zhou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8982-8469","authenticated-orcid":false,"given":"Yeran","family":"Jin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9463-2281","authenticated-orcid":false,"given":"Fuyuan","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2483062"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8754457"},{"key":"ref12","first-page":"5","article-title":"BiCMOS $7.5~\\mu\\text{A}$\n power-on reset pulse generator circuit with precise threshold level and hysteresis","author":"tabarani","year":"2015","journal-title":"Proc IEEE Bipolar\/BiCMOS Circuits Technol Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2505961"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2932281"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2754644"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.2637"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2313714"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.5524"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4521"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2834468"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907226"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2857821"},{"key":"ref2","first-page":"94","article-title":"5.4 A 32nW bandgap reference voltage operational from 0.5 V supply for ultra-low power systems","author":"shrivastava","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2600565"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168017"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9206095\/09149661.pdf?arnumber=9149661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9149661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3009452","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}