{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:33:05Z","timestamp":1771698785580,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tvlsi.2020.3012626","type":"journal-article","created":{"date-parts":[[2020,8,12]],"date-time":"2020-08-12T20:51:17Z","timestamp":1597265477000},"page":"2210-2222","source":"Crossref","is-referenced-by-count":6,"title":["Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2332-2964","authenticated-orcid":false,"given":"Somayeh","family":"Rahimipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5610-0586","authenticated-orcid":false,"given":"Wameedh Nazar","family":"Flayyih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noor Ain","family":"Kamsani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaiful Jahari","family":"Hashim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0577-9976","authenticated-orcid":false,"given":"Mircea R.","family":"Stan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6449-8184","authenticated-orcid":false,"given":"Fakhrul Zaman B.","family":"Rokhani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref32","article-title":"Modeling and synthesis of approximate digital circuits","author":"miao","year":"2014"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2393860"},{"key":"ref37","article-title":"Moortec embedded temperature sensor (METS) IP","year":"2017"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915538"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147051"},{"key":"ref34","first-page":"14","article-title":"Penryn: 45-nm next generation intel core 2 processor","author":"george","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869525"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364540"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"ref20","article-title":"Crosstalk aware error control coding techniques for reliable and energy efficient network on chip","author":"flayyih","year":"2014"},{"key":"ref22","first-page":"1","article-title":"LLFI: An intermediate code level fault injector for soft computing applications","author":"thomas","year":"2013","journal-title":"Proc 2nd Workshop Silicon Errors Logic-Syst Effects (SELSE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0579"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816026"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0130"},{"key":"ref51","first-page":"379","article-title":"Analysis of error recovery schemes for networks on chips","volume":"8","author":"murali","year":"2000","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref57","article-title":"Energy models for network-on-chip components","author":"bhat","year":"2005"},{"key":"ref56","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012"},{"key":"ref55","year":"2016","journal-title":"Nangate 45nm open cell library"},{"key":"ref54","author":"mukherjee","year":"2011","journal-title":"Architecture Design for Soft Errors"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref52","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884418"},{"key":"ref11","first-page":"85","article-title":"Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency","author":"rahimipour","year":"2015","journal-title":"Proc IEEE Int Circuits Syst Symp (ICSyS)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061272"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IITA.Workshops.2008.55"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024745"},{"key":"ref16","article-title":"Dynamic frequency scaling","author":"ting","year":"2012","journal-title":"Proc ACM\/IEEE Design Automation Conf (DAC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1140-y"},{"key":"ref18","author":"dally","year":"2008","journal-title":"Digital Systems Engineering"},{"key":"ref19","author":"nurmi","year":"2004","journal-title":"Interconnect-Centric Design for Advanced SoC and NoC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158125"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1147\/rd.516.0733","article-title":"System power management support in the IBM POWER6 microprocessor","volume":"51","author":"floyd","year":"2007","journal-title":"IBM J Res Develop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859620"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043964"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061310"},{"key":"ref49","author":"fu","year":"2011","journal-title":"Crosstalk-aware multiple error control for reliable on-chip interconnects"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569906"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295952"},{"key":"ref45","author":"micheli","year":"2006","journal-title":"Networks on Chips Technology and Tools"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000994"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2013.6524960"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1093\/bjps\/axs046"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9206095\/09165819.pdf?arnumber=9165819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:15Z","timestamp":1651070415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9165819\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":57,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3012626","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}