{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T05:10:04Z","timestamp":1768281004795,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECCS 1556294"],"award-info":[{"award-number":["ECCS 1556294"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 1556301"],"award-info":[{"award-number":["CNS 1556301"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["SHF 1718428"],"award-info":[{"award-number":["SHF 1718428"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tvlsi.2020.3013810","type":"journal-article","created":{"date-parts":[[2020,8,18]],"date-time":"2020-08-18T20:42:36Z","timestamp":1597783356000},"page":"2410-2423","source":"Crossref","is-referenced-by-count":10,"title":["Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5904-8197","authenticated-orcid":false,"given":"Tony James","family":"Bailey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9251-3724","authenticated-orcid":false,"given":"Andrew J.","family":"Ford","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8477-4932","authenticated-orcid":false,"given":"Siddharth","family":"Barve","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob","family":"Wells","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2656-5945","authenticated-orcid":false,"given":"Rashmi","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0921-5093(89)90583-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnsyn.2011.00004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.59.4498"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/78829"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/383076a0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008938428112"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.20-23-08812.2000"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1152\/jn.00803.2004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.23-09-03697.2003"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.98.146403"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941497"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2847413"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/BF00365229"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1002333107"},{"key":"ref6","first-page":"33","article-title":"The Mental Workbench","author":"klingberg","year":"2009","journal-title":"The Overflowing Brain Information Overload and the Limits of Working Memory"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838433"},{"key":"ref8","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","volume":"abs 1510 149","author":"han","year":"2016","journal-title":"CoRR"},{"key":"ref7","author":"gong","year":"2014","journal-title":"Compressing deep convolutional networks using vector quantization"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref20","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"ref21","year":"2018","journal-title":"ASU PTM 130nm SPICE Model"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283783"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1111\/j.1151-2916.1995.tb08818.x"},{"key":"ref25","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation","author":"cao","year":"2019","journal-title":"Proc IEEE Custom Integr Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9237078\/9170620-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9237078\/09170620.pdf?arnumber=9170620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:30Z","timestamp":1651070430000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9170620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3013810","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}