{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:48:11Z","timestamp":1774687691560,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) Common Heterogeneous Integration and IP Reuse (CHIPS) Program","doi-asserted-by":"publisher","award":["N00014-17-1-2950"],"award-info":[{"award-number":["N00014-17-1-2950"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tvlsi.2020.3015494","type":"journal-article","created":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T20:59:05Z","timestamp":1598302745000},"page":"2424-2437","source":"Crossref","is-referenced-by-count":95,"title":["Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4380-6656","authenticated-orcid":false,"given":"Jinwoo","family":"Kim","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0146-4977","authenticated-orcid":false,"given":"Gauthaman","family":"Murali","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2796-518X","authenticated-orcid":false,"given":"Heechun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Qin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9824-1352","authenticated-orcid":false,"given":"Hyoukjun","family":"Kwon","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3175-3350","authenticated-orcid":false,"given":"Venkata Chaitanya Krishna","family":"Chekuri","sequence":"additional","affiliation":[]},{"given":"Nael Mizanur","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"Nihar","family":"Dasari","sequence":"additional","affiliation":[]},{"given":"Arvind","family":"Singh","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3800-802X","authenticated-orcid":false,"given":"Minah","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9611-1658","authenticated-orcid":false,"given":"Hakki Mert","family":"Torun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6557-2689","authenticated-orcid":false,"given":"Kallol","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Madhavan","family":"Swaminathan","sequence":"additional","affiliation":[]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159673"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2014.6933989"},{"key":"ref12","article-title":"The rocket chip generator","author":"asanovi?","year":"2016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975291"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/6040.938301"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2018.8534223"},{"key":"ref16","first-page":"279","article-title":"Assembly and reliability challenges in 3D integration of 28 nm FPGA die on a large high density 65 nm passive interposer","author":"chaware","year":"2012","journal-title":"Proc IEEE 62nd Electron Compon Technol Conf"},{"key":"ref17","author":"kehlet","year":"2018","journal-title":"Accelerating innovation through a standard chiplet interface The advanced interface bus (AIB)"},{"key":"ref18","first-page":"1","article-title":"Automatic GDSII generator for on-chip voltage regulator for easy integration in digital SoCs","author":"chekuri","year":"2019","journal-title":"Proc IEEE\/ACM Int Symp Low Power Electron Design (ISLPED)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2784783"},{"key":"ref4","author":"saban","year":"2009","journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045734"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942109"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2915298"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653698"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"647","DOI":"10.1109\/TADVP.2010.2043673","article-title":"Chip-package hierarchical power distribution network modeling and analysis based on a segmentation method","volume":"33","author":"kim","year":"2010","journal-title":"IEEE Trans Adv Packag"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NEMO.2018.8503097"},{"key":"ref25","year":"2017","journal-title":"Flexible Circuit Board Materials LCP Liquid Crystal Polymer FELIOS LCP"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9237078\/09174651.pdf?arnumber=9174651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:26Z","timestamp":1651070426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9174651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3015494","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}