{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:00:09Z","timestamp":1770537609992,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61501321"],"award-info":[{"award-number":["61501321"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation and Luoyang Newvid Technology Co., Ltd.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Spanish Ministry of Science and Innovation through the ACHILLES Project","doi-asserted-by":"publisher","award":["PID2019-104207RB-I00"],"award-info":[{"award-number":["PID2019-104207RB-I00"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tvlsi.2020.3016976","type":"journal-article","created":{"date-parts":[[2020,8,27]],"date-time":"2020-08-27T23:32:46Z","timestamp":1598571166000},"page":"2563-2572","source":"Crossref","is-referenced-by-count":9,"title":["Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9887-1418","authenticated-orcid":false,"given":"Zhen","family":"Gao","sequence":"first","affiliation":[]},{"given":"Lingling","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Kangkang","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Zhan","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2812719"},{"key":"ref10","author":"kastensmidt","year":"2006","journal-title":"Fault-Tolerance Techniques for SRAM-based FPGAs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2018270"},{"key":"ref12","first-page":"171","article-title":"Research on evolution mechanism in different-structure module redundancy fault-tolerant system","author":"yang","year":"2015","journal-title":"Proc Int Symp Intell Comput Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2005.1559551"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.59860"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2011.6134075"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VETECF.2011.6092880"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2012.6325236"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.5194\/ars-12-187-2014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2013.040213.130200"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/25.901892"},{"key":"ref4","year":"2012","journal-title":"Evolved Universal Terrestrial Radio Access (E-UTRA) Multiplexing and Channel Coding"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/49.661114"},{"key":"ref3","year":"2009","journal-title":"Multiplexing and Channel Coding (FDD)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CC.2013.6650319"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107638"},{"key":"ref5","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2231391"},{"key":"ref7","first-page":"14","article-title":"Concept of on-board-processing satellites","author":"jolfaei","year":"2002","journal-title":"Proc IEEE Int Conf Universal Pers Commun (ICUPC)"},{"key":"ref2","author":"proakis","year":"2005","journal-title":"Fundamentals of Communication Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2016.140914"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470754443"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094504"},{"key":"ref22","article-title":"Error detection and recovery using CRC in Altera FPGA devices","year":"2008","journal-title":"Altera Corporation"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2925872"},{"key":"ref24","author":"miller","year":"2008","journal-title":"Single-Event Upset Mitigation for Xilinx FPGA Block Memories"},{"key":"ref23","author":"carmichael","year":"2000","journal-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.895195"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9271833\/09179003.pdf?arnumber=9179003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:19Z","timestamp":1651070419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9179003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3016976","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}