{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:28Z","timestamp":1740133288398,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-16-C-0040"],"award-info":[{"award-number":["HR0011-16-C-0040"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tvlsi.2020.3017950","type":"journal-article","created":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T20:47:22Z","timestamp":1598993242000},"page":"2658-2671","source":"Crossref","is-referenced-by-count":1,"title":["Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5149-5419","authenticated-orcid":false,"given":"Yi-Da","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3630-1003","authenticated-orcid":false,"given":"Kexin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shu-Han","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8244-4793","authenticated-orcid":false,"given":"Linda","family":"Milor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"MiBench benchmark suite","year":"2017","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784455"},{"journal-title":"FreePDK15","year":"2017","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936359"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2508155"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532104"},{"journal-title":"PrimeTime","year":"2017","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861125"},{"journal-title":"Virtex-5 FPGA User Guide UG190","year":"2019","key":"ref35"},{"journal-title":"Design Compiler","year":"2017","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.06.038"},{"journal-title":"Bare-C Cross-Compiler (BCC) Users Manual","year":"2020","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861769"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368651"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2513369"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2909086"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2018.8681492"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2018.8681497"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242074"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203886"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369921"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1116\/1.4972871"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.915629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353555"},{"key":"ref29","first-page":"168","article-title":"TDDB kinetics and their relationship with the E- and E-models","author":"yiang","year":"2008","journal-title":"Proc Int Interconnect Technol Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936366"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353667"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936359"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112669"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.55.06JF02"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.09.017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936278"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/94.556564"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128926"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720594"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.091"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040125"},{"journal-title":"Grmon2 A Debug Monitor for LEON-Based Computer Systems and SOC Designs Based on the GRLIB IP Library","year":"2020","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598293"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784454"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573372"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457195"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"500","DOI":"10.1109\/16.987122","article-title":"impact of mosfet gate oxide breakdown on digital circuit operation and reliability","volume":"49","author":"kaczer","year":"2002","journal-title":"IEEE Transactions on Electron Devices"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9271833\/09184236.pdf?arnumber=9184236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:19Z","timestamp":1651070419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":45,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3017950","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}