{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T16:08:49Z","timestamp":1760890129007,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tvlsi.2020.3018794","type":"journal-article","created":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T21:51:36Z","timestamp":1599515496000},"page":"2257-2267","source":"Crossref","is-referenced-by-count":6,"title":["An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0354-4797","authenticated-orcid":false,"given":"Kyungho","family":"Ryu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kil-Hoon","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Pil","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinho","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hansu","family":"Pae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8233-1879","authenticated-orcid":false,"given":"Junho","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6421-8856","authenticated-orcid":false,"given":"Hyun-Wook","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Youl","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"LVDS Owner's Manual Including High-Speed CML and Signal Conditioning","year":"2008","key":"ref10"},{"key":"ref11","first-page":"34","article-title":"Designing bang-bang PLLs for clock and data recovery in serial data transmission systems","author":"walker","year":"0","journal-title":"Proc Phase-Locking High-Perform Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2915769"},{"key":"ref14","first-page":"288","article-title":"Clock and data recovery","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2449866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2566927"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405810"},{"journal-title":"Comparison of Different Jitter Analysis Techniques With a Precision Jitter Transmitter","year":"2005","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JDT.2011.2158290"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030533"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/jsid.134"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2578960"},{"key":"ref8","first-page":"450","article-title":"A 13.8 mW 3.0Gb\/s clock-embedded video interface with DLL-based data-recovery circuit","author":"jang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"48","article-title":"2.6 A 5.67 mW 9Gb\/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interface","author":"baek","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903038"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977373"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TVLSI.2014.2316553","article-title":"A 2.5-Gb\/s DLL-based burst-mode clock and data recovery circuit with 4× oversampling","volume":"23","author":"lin","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9237078\/09187433.pdf?arnumber=9187433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:26Z","timestamp":1651070426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9187433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":21,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3018794","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}