{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:54:19Z","timestamp":1793206459987,"version":"4.5.0"},"reference-count":69,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100015269","name":"Stanford\u2019s SystemX Alliance","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100015269","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1937294"],"award-info":[{"award-number":["1937294"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tvlsi.2020.3020286","type":"journal-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T21:02:28Z","timestamp":1600203748000},"page":"3-13","source":"Crossref","is-referenced-by-count":159,"title":["Mixed-Signal Computing for Deep Neural Network Inference"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3417-8782","authenticated-orcid":false,"given":"Boris","family":"Murmann","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317770"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357071"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162949"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref35","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or–1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537824"},{"key":"ref60","author":"guo","year":"2020","journal-title":"et al Neural Network Accelerator Comparison"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref61","first-page":"242","article-title":"A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref63","first-page":"234","article-title":"A 65nm computing-in-memory-based CNN processor with 2.9-to-35.8TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","author":"yue","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950386"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053977"},{"key":"ref66","article-title":"ZigZag: A memory-centric rapid DNN accelerator design space exploration framework","author":"mei","year":"2020","journal-title":"arXiv 2007 11360"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502368"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218676"},{"key":"ref68","author":"murmann","year":"2020","journal-title":"ADC Performance Survey 1997–2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063049"},{"key":"ref69","first-page":"1","article-title":"Fundamental limits on the precision of in-memory architectures","author":"gonugondla","year":"2020","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1073\/pnas.1907373117","article-title":"The unreasonable effectiveness of deep learning in artificial intelligence","author":"sejnowski","year":"2020","journal-title":"Proc Nat Acad Sci USA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref22","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref23","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref26","article-title":"Mixed-signal processing for machine learning","author":"bankman","year":"2019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237031"},{"key":"ref50","first-page":"1","article-title":"A voltage-mode sensing scheme with differential-row weight mapping for energy-efficient RRAM-based in-memory computing","author":"wan","year":"2020","journal-title":"Symp VLSI Tech Dig"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2879788"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00024"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2894273"},{"key":"ref56","article-title":"5 parallel prism: A topology for pipelined implementations of convolutional neural networks using computational memory","author":"dazzi","year":"2019","journal-title":"arXiv 1906 03474"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993599"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/72.317730"},{"key":"ref40","article-title":"A binary-activation, multi-level weight RNN and training algorithm for processing-in-memory inference with eNVM","author":"ma","year":"2019","journal-title":"arXiv 1912 00106"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref12","article-title":"Learned step size quantization","author":"esser","year":"2019","journal-title":"arXiv 1902 08153"},{"key":"ref13","article-title":"Training deep neural networks with 8-bit floating point numbers","author":"wang","year":"2018","journal-title":"arXiv 1812 08011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017052"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2015.7421361"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEEECONF44664.2019.9048891"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref8","first-page":"323","article-title":"The memory challenge in ultra-low power deep learning","author":"conti","year":"2020","journal-title":"Proc NANO-CHIPS"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01766-7","author":"sze","year":"2020","journal-title":"Efficient Processing of Deep Neural Networks"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IEEECONF44664.2019.9048704"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18338-7_18"},{"key":"ref46","first-page":"500","article-title":"A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"ref48","article-title":"High-throughput in-memory computing for binary deep neural networks with monolithically integrated RRAM and 90nm CMOS","author":"yin","year":"2019","journal-title":"arXiv 1909 07514"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2019.8851966"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8683521"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref43","first-page":"478","article-title":"An N40 256K$\\times44$ embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9311741\/9197673-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9311741\/09197673.pdf?arnumber=9197673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,18]],"date-time":"2022-11-18T13:45:47Z","timestamp":1668779147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9197673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":69,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3020286","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}