{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T19:53:37Z","timestamp":1766087617183,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100011039","name":"Department of Defense (DoD) Agency\u2014Intelligence Advanced Research Projects Activity (IARPA) through the U.S. Army Research Office","doi-asserted-by":"publisher","award":["W911NF-17-9-0001"],"award-info":[{"award-number":["W911NF-17-9-0001"]}],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tvlsi.2020.3023054","type":"journal-article","created":{"date-parts":[[2020,9,23]],"date-time":"2020-09-23T20:44:09Z","timestamp":1600893849000},"page":"2438-2447","source":"Crossref","is-referenced-by-count":54,"title":["Design Methodology for Distributed Large-Scale ERSFQ Bias Networks"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3022-0368","authenticated-orcid":false,"given":"Gleb","family":"Krylov","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5549-7160","authenticated-orcid":false,"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2003.813932"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2646926"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2904688"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2907690"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2910049"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180720"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/77.919528"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2903023"},{"key":"ref17","article-title":"Global signaling for large scale RSFQ circuits","author":"jabbari","year":"2019","journal-title":"Government Microcircuit Applicat Critical Technol Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2096792"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/12\/11\/367"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2904961"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"article-title":"Low-power biasing networks for superconducting integrated circuits","year":"2017","author":"mukhanov","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2013.2244634"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/77.763251"},{"key":"ref29","article-title":"Partitioning of RSFQ circuits for current recycling","author":"krylov","year":"0","journal-title":"IEEE Trans Appl Supercond"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2098432"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2797253"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3762\/bjnano.8.269"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2017.2669581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2015.2399866"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/77.783793"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3585849"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/77.84613"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2519388"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2899792"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2904484"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/20.133816"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9237078\/09204691.pdf?arnumber=9204691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:26Z","timestamp":1651070426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9204691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3023054","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}