{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T22:36:25Z","timestamp":1775687785464,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"National Science Foundation (NSF)\/Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["CNS-1619558"],"award-info":[{"award-number":["CNS-1619558"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"grant from Intel\u2019s Corporate Research Council"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tvlsi.2020.3027711","type":"journal-article","created":{"date-parts":[[2020,10,22]],"date-time":"2020-10-22T19:48:17Z","timestamp":1603396097000},"page":"2685-2698","source":"Crossref","is-referenced-by-count":25,"title":["Power Distribution Attacks in Multitenant FPGAs"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7344-2334","authenticated-orcid":false,"given":"George","family":"Provelengios","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2052-9820","authenticated-orcid":false,"given":"Daniel","family":"Holcomb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2018","journal-title":"INA231 High- or Low-Side Measurement Bidirectional Current and Power Monitor With 1 8-V I2C Interface"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2512905"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00044"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00039"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref37","first-page":"2571","article-title":"Delay-line temperature sensors and VLSI thermal management demonstrated on a 60 nm FPGA","author":"xie","year":"2014","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357189"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2018.2808907"},{"key":"ref34","first-page":"1","article-title":"Distributed modeling and characterization of on chip\/system level PDN and jitter impact","author":"klokotov","year":"2014","journal-title":"Proc DesignCon"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2848460"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.126"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342177"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.24"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44318-8_12"},{"key":"ref23","year":"2018","journal-title":"Arria 10 Core Fabric and General Purpose I\/Os Handbook"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929182"},{"key":"ref50","first-page":"231","article-title":"Power wasting circuits for cloud FPGA attacks","author":"provelengios","year":"2020","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref51","year":"2019","journal-title":"AWS General F1 FAQs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref40","year":"2009","journal-title":"TimeQuest Timing Analyzer Quick Start Tutorial"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577342"},{"key":"ref14","article-title":"Security of cloud FPGAs: A survey","author":"jin","year":"2020","journal-title":"arXiv 2005 04867"},{"key":"ref15","year":"2018","journal-title":"DE5-Net User Manual"},{"key":"ref16","year":"2014","journal-title":"DE1-SoC-MTL2 User Manual"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591520"},{"key":"ref18","first-page":"107","article-title":"Sharing, protection, and compatibility for reconfigurable fabric with AmorphOS","author":"khawaja","year":"2018","journal-title":"Proc of the 2nd USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2016.0013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2169667"},{"key":"ref3","year":"2018","journal-title":"Amazon EC2 F1 instances"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00030"},{"key":"ref5","year":"2019","journal-title":"Deep dive into alibaba cloud F3 FPGA as a service instances"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715263"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456933"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00038"},{"key":"ref46","first-page":"1","author":"fry","year":"2005","journal-title":"RSA and Public Key Cryptography in FPGAs"},{"key":"ref45","first-page":"173","article-title":"The RSA cryptosystem","author":"paar","year":"2009","journal-title":"Understanding Cryptography A Textbook for Students and Practitioners"},{"key":"ref48","author":"lenstra","year":"1996","journal-title":"Memo on RSA signature generation in the presence of faults"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/s001450010016"},{"key":"ref42","year":"2009","journal-title":"Enabling Design Separation for High-Reliability and Information-Assurance Systems"},{"key":"ref41","year":"2016","journal-title":"Isolation design flow"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942094"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9271833\/9237147-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9271833\/09237147.pdf?arnumber=9237147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:19Z","timestamp":1651070419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9237147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":51,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3027711","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}