{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T05:55:52Z","timestamp":1782453352169,"version":"3.54.5"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"RIE2020 ASTAR AME IAF-ICP Grant","award":["I1801E0030"],"award-info":[{"award-number":["I1801E0030"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tvlsi.2020.3028848","type":"journal-article","created":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T17:40:50Z","timestamp":1603302050000},"page":"2636-2649","source":"Crossref","is-referenced-by-count":50,"title":["Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6387-327X","authenticated-orcid":false,"given":"Yuzong","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lu","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5397-9628","authenticated-orcid":false,"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155660"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref33","first-page":"212","article-title":"A 3.6 Mb 10.1Mb\/mm2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5ns at 0.7 V","author":"jain","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref32","first-page":"31-1","article-title":"$10\\times10$\n nm2 Hf\/HfOx crossbar resistive ram with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref31","first-page":"19-1","article-title":"A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability","author":"chien","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268312"},{"key":"ref35","first-page":"478","article-title":"An N40 256K $\\times44$\n embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776570"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref40","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc 30th Conf Neural Inf Process Syst (NIPS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824948"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"ref14","first-page":"388","article-title":"A 1 Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","author":"xue","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865619"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527447"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614603"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref6","first-page":"226","article-title":"A 43pJ\/cycle non-volatile microcontroller with $4.7 \\mu\\text{s}$\n shutdown\/wake-up integrating 2.3-bit\/cell resistive RAM and resilience techniques","author":"wu","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409648"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref1","first-page":"404","article-title":"An 8-channel 4.5 Gb 180GB\/s 18ns-row-latency RAM for the last level cache","author":"ting","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871119"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778064"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/47\/4\/045001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ECS.2015.7124914"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref24","first-page":"1","article-title":"Utilizing sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication","author":"li","year":"2014","journal-title":"Symp VLSI Technol (VLSI-Technology) Dig Tech Papers"},{"key":"ref41","first-page":"328","article-title":"A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref26","first-page":"22","article-title":"Forming-free nitrogen-doped AlOX RRAM with sub-$\\mu\\text{A}$\n programming current","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280310"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9271833\/09234102.pdf?arnumber=9234102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:19Z","timestamp":1651070419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9234102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3028848","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}