{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T11:36:11Z","timestamp":1792496171100,"version":"4.5.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Visvesvaraya PhD Scheme of Ministry of Electronics and Information Technology, Government of India","doi-asserted-by":"publisher","award":["DIC\/MUM\/GLA\/10(48)20\/A"],"award-info":[{"award-number":["DIC\/MUM\/GLA\/10(48)20\/A"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tvlsi.2020.3029245","type":"journal-article","created":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T19:57:19Z","timestamp":1603310239000},"page":"112-123","source":"Crossref","is-referenced-by-count":33,"title":["Facial Biometric for Securing Hardware Accelerators"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8215-7903","authenticated-orcid":false,"given":"Anirban","family":"Sengupta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8633-7322","authenticated-orcid":false,"given":"Mahendra","family":"Rathor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref11","first-page":"1348","article-title":"Detector-based watermarking technique for soft IP core protection in high synthesis design level","author":"ni","year":"2005","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228386"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378643"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2552058"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1080334.1080338"},{"key":"ref16","first-page":"849","article-title":"Behavioral synthesis techniques for intellectual property protection","author":"hong","year":"1999","journal-title":"Proc Design Autom Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9085-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2019.2944882"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LOCS.2019.2942289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2999514"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.936031"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0028"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2019.2924049"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2001.997507"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2774800"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020143"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2020.3006050"},{"key":"ref22","year":"2020","journal-title":"15 nm Open Cell Library"},{"key":"ref21","year":"2020","journal-title":"Multimedia Laboratory Datasets"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9311741\/09234435.pdf?arnumber=9234435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9234435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3029245","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}