{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T15:19:17Z","timestamp":1783610357254,"version":"3.55.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) Power Efficiency for Embedded Computing Technologies","doi-asserted-by":"publisher","award":["HR0011-12-2-0016"],"award-info":[{"award-number":["HR0011-12-2-0016"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Science and Technology Centers (ISTC) on Agile Design"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tvlsi.2020.3030243","type":"journal-article","created":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T19:58:22Z","timestamp":1603828702000},"page":"2721-2725","source":"Crossref","is-referenced-by-count":11,"title":["A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6363-0462","authenticated-orcid":false,"given":"John Charles","family":"Wright","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Colin","family":"Schmidt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8117-1412","authenticated-orcid":false,"given":"Ben","family":"Keller","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel Palmer","family":"Dabbelt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8045-1404","authenticated-orcid":false,"given":"Jaehwa","family":"Kwak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vighnesh","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5912-8859","authenticated-orcid":false,"given":"Nandish","family":"Mehta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6665-3555","authenticated-orcid":false,"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stevo","family":"Bailey","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0754-3975","authenticated-orcid":false,"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Hwacha: A data-parallel RISC-V extension and implementation","author":"schmidt","year":"2018","journal-title":"Proc Inaugural RISC-V Summit"},{"key":"ref11","article-title":"The Hwacha vector-fetch architecture manual, version 3.8.1","author":"lee","year":"2015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref13","author":"lomont","year":"2011","journal-title":"Introduction to Intel Advanced Vector Extensions"},{"key":"ref14","article-title":"The Hwacha microarchitecture manual, version 3.8.1","author":"lee","year":"2015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2446872"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477510"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289945"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"ref6","first-page":"1","article-title":"A 550–2260MHz self-adjustable clock generator in 28 nm FDSOI","author":"kwak","year":"2015","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2690859"},{"key":"ref8","first-page":"1","article-title":"A fast, flexible, positive and negative adaptive body-bias generator in 28nm FDSOI","author":"blagojevic","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2797427"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231305"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref9","article-title":"The rocket chip generator","author":"asanovi?","year":"2016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2285966"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9271833\/09241430.pdf?arnumber=9241430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:19Z","timestamp":1651070419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9241430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":21,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2020.3030243","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}